Description: To implement the design of the AES algorithm with a high speed, the sis introduce the principia mathematica of AES algorithm, integral structure and the Encryption process. Based on the algorithm and the characteristics of FPGA, the design uses the pipelining method and realizes the parallel processing.
To Search:
File list (Check if you may need any files):
aes encryption.txt
Download