Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: adder Download
 Description: Design of a 16 x 16 pipelined multiplier. Multiplier by 16 x 16 carry save array ( Carry-save ). The last line of the partial product generation unit requires use of carry lookahead.
 Downloaders recently: [More information of uploader raul_shao]
 To Search:
File list (Check if you may need any files): 
adder4bit.v
adder16bit.v
full_adder.v
half_adder.v
line.v
mult16bit.v
testbench.v

CodeBus www.codebus.net