Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART1-Receive-and-dispatch Download
 Description: This an UART1 to receive and dispatch to test procedure and adjust to try to pass and only provide a reference
 Downloaders recently: [More information of uploader yuanzhen_168]
 To Search:
File list (Check if you may need any files):
UART1收发实验\project\ExtDll.iex
.............\.......\list\main.lst
.............\.......\....\RS232.m51
.............\.......\....\STARTUP.lst
.............\.......\....\UART0.m51
.............\.......\....\UART1.m51
.............\.......\main.lst
.............\.......\main.obj
.............\.......\output\main.obj
.............\.......\......\STARTUP.obj
.............\.......\......\UART0.plg
.............\.......\......\UART1
.............\.......\......\UART1.hex
.............\.......\......\UART1.lnp
.............\.......\......\UART1.plg
.............\.......\STARTUP.lst
.............\.......\STARTUP.obj
.............\.......\uart1
.............\.......\uart1.lnp
.............\.......\uart1.M51
.............\.......\uart1.Opt
.............\.......\uart1.plg
.............\.......\UART1.uvopt
.............\.......\UART1.uvproj
.............\.......\uart1_Uv2.Bak
.............\.......\UART1_uvopt.bak
.............\.......\UART1_uvproj.bak
.............\source\main.c
.............\......\STARTUP.A51
.............\project\list
.............\.......\output
.............\project
.............\source
UART1收发实验
    

CodeBus www.codebus.net