Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SMIC180MMRF Download
 Description: To provide SMIC 0.18μm Mixed Signal layout design rules for customers’ use. This is for Mixed-Signal and RF design use. For Logic design, please refer to TD-LO18-DR-2001.
 Downloaders recently: [More information of uploader femail001]
File list (Check if you may need any files):
SMIC_018_MMRF\Design_Rule\Antenna_Ratio_Guide_Ring_Bond_Pad.pdf
.............\...........\Current_Density_Design_Rule.pdf
.............\...........\Design_Rules_Logic.pdf
.............\...........\Design_Rules_MSRF.pdf
.............\...........\ESD_And_Latch-Up_Guideline_Logic.pdf
.............\display.drf
.............\DRC\Calibre\SmicDR3T6P_cal018_mixlog_sali_p1mt4_1833.drc
.............\...\.......\SmicDR3T6P_cal018_mixlog_sali_p1mt5_1833.drc
.............\...\.......\SmicDR3T6P_cal018_mixlog_sali_p1mt6_1833.drc
.............\...\.......\SmicDR3T6P_cal018_mixlog_sali_p1mtt4_1833.drc
.............\...\.......\SmicDR3T6P_cal018_mixlog_sali_p1mtt5_1833.drc
.............\...\.......\SmicDR3T6P_cal018_mixlog_sali_p1mtt6_1833.drc
.............\LVS\Calibre\empty_rf_subckt.sp
.............\...\.......\Release_Note
.............\...\.......\SmicSPM8RR7R_cal018_mixRF_sali_p1mtx_1833.lvs
.............\models\hspice\ms018_rf_v1p5.lib
.............\......\......\ms018_rf_v1p5_diff_ind.ckt
.............\......\......\ms018_rf_v1p5_mim.ckt
.............\......\......\ms018_rf_v1p5_mos.ckt
.............\......\......\ms018_rf_v1p5_readme.txt
.............\......\......\ms018_rf_v1p5_res.ckt
.............\......\......\ms018_rf_v1p5_spri_ind.ckt
.............\......\......\ms018_rf_v1p5_var.ckt
.............\......\......\ms018_v1p7.lib
.............\......\......\ms018_v1p7.mdl
.............\......\......\ms018_v1p7_bjt.mdl
.............\......\......\ms018_v1p7_mim.mdl
.............\......\......\ms018_v1p7_readme.txt
.............\......\......\ms018_v1p7_res.ckt
.............\......\......\ms018_v1p7_res.mdl
.............\......\......\rf018_m6_res.lib
.............\......\......\rf018_m6_res.mdl
.............\......\spectre\ms018_rf_v1p5_diff_ind_spe.ckt
.............\......\.......\ms018_rf_v1p5_mim_spe.ckt
.............\......\.......\ms018_rf_v1p5_mos_spe.ckt
.............\......\.......\ms018_rf_v1p5_readme_spe.txt
.............\......\.......\ms018_rf_v1p5_res_spe.ckt
.............\......\.......\ms018_rf_v1p5_spe.lib
.............\......\.......\ms018_rf_v1p5_spri_ind_spe.ckt
.............\......\.......\ms018_rf_v1p5_var_spe.ckt
.............\......\.......\ms018_v1p7_bjt_spe.mdl
.............\......\.......\ms018_v1p7_mim_spe.mdl
.............\......\.......\ms018_v1p7_readme_spe.txt
.............\......\.......\ms018_v1p7_res_spe.ckt
.............\......\.......\ms018_v1p7_res_spe.mdl
.............\......\.......\ms018_v1p7_spe.lib
.............\......\.......\ms018_v1p7_spe.mdl
.............\......\.......\res.def
.............\......\.......\res_rf.def
.............\......\.......\rf018_m6_res_spe.lib
.............\......\.......\rf018_m6_res_spe.mdl
.............\smic18mmrf\.cdsenv
.............\..........\bipolars.Cat
.............\..........\capacitors.Cat
.............\..........\cdsinfo.tag
.............\..........\diffusion.Cat
.............\..........\...._ind_rf\ads\master.tag
.............\..........\...........\...\pc.db
.............\..........\...........\...\symbol.cdb
.............\..........\...........\.ms\master.tag
.............\..........\...........\...\pc.db
.............\..........\...........\...\symbol.cdb
.............\..........\...........\.uCdl\master.tag
.............\..........\...........\.....\pc.db
.............\..........\...........\.....\symbol.cdb
.............\..........\...........\..Lvs\master.tag
.............\..........\...........\.....\pc.db
.............\..........\...........\.....\symbol.cdb
.............\..........\...........\hspiceD\master.tag
.............\..........\...........\.......\pc.db
.............\..........\...........\.......\symbol.cdb
.............\..........\...........\ivpcell\layout.cdb
.............\..........\...........\.......\master.tag
.............\..........\...........\.......\pc.db
.............\..........\...........\layout\layout.cdb
.............\..........\...........\......\master.tag
.............\..........\...........\......\pc.db
.............\..........\...........\pdk.dat
.............\..........\...........\prop.xx
.............\..

CodeBus www.codebus.net