Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: abcd_58049 Download
 Description: verilog clock
 Downloaders recently: [More information of uploader hb_yanhang]
 To Search:
File list (Check if you may need any files):
abcd\bell.v
....\bell.v.bak
....\complete_clock.qpf
....\complete_clock.v
....\counter10.qws
....\counter10.v
....\counter24.v
....\counter6.v
....\disp.v
....\freg.v
....\freg.v.bak
....\freq.v
....\radio.v
....\top-clock.asm.rpt
....\top-clock.done
....\top-clock.dpf
....\top-clock.eda.rpt
....\top-clock.fit.rpt
....\top-clock.fit.smsg
....\top-clock.fit.summary
....\top-clock.flow.rpt
....\top-clock.map.rpt
....\top-clock.map.summary
....\top-clock.pin
....\top-clock.qsf
....\top-clock.qws
....\top-clock.sof
....\top-clock.sta.rpt
....\top-clock.sta.summary
....\top-clock.v
....\top-clock.v.bak
....\top-clock_description.txt
....\incremental_db\README
....\..............\compiled_partitions\top-clock.root_partition.cmp.cdb
....\..............\...................\top-clock.root_partition.cmp.dfp
....\..............\...................\top-clock.root_partition.cmp.hdb
....\..............\...................\top-clock.root_partition.cmp.kpt
....\..............\...................\top-clock.root_partition.cmp.logdb
....\..............\...................\top-clock.root_partition.cmp.rcfdb
....\..............\...................\top-clock.root_partition.cmp.re.rcfdb
....\..............\...................\top-clock.root_partition.map.cdb
....\..............\...................\top-clock.root_partition.map.dpi
....\..............\...................\top-clock.root_partition.map.hdb
....\..............\...................\top-clock.root_partition.map.kpt
....\db\logic_util_heursitic.dat
....\..\prev_cmp_complete_clock.qmsg
....\..\prev_cmp_counter10.qmsg
....\..\prev_cmp_top-clock.asm.qmsg
....\..\prev_cmp_top-clock.eda.qmsg
....\..\prev_cmp_top-clock.fit.qmsg
....\..\prev_cmp_top-clock.map.qmsg
....\..\prev_cmp_top-clock.qmsg
....\..\prev_cmp_top-clock.sta.qmsg
....\..\top-clock.asm.qmsg
....\..\top-clock.asm.rdb
....\..\top-clock.asm_labs.ddb
....\..\top-clock.cbx.xml
....\..\top-clock.cmp.bpm
....\..\top-clock.cmp.cbp
....\..\top-clock.cmp.cdb
....\..\top-clock.cmp.ecobp
....\..\top-clock.cmp.hdb
....\..\top-clock.cmp.kpt
....\..\top-clock.cmp.logdb
....\..\top-clock.cmp.rdb
....\..\top-clock.cmp_merge.kpt
....\..\top-clock.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
....\..\top-clock.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd
....\..\top-clock.db_info
....\..\top-clock.eco.cdb
....\..\top-clock.eda.qmsg
....\..\top-clock.fit.qmsg
....\..\top-clock.hier_info
....\..\top-clock.hif
....\..\top-clock.lpc.html
....\..\top-clock.lpc.rdb
....\..\top-clock.lpc.txt
....\..\top-clock.map.bpm
....\..\top-clock.map.cdb
....\..\top-clock.map.ecobp
....\..\top-clock.map.hdb
....\..\top-clock.map.kpt
....\..\top-clock.map.logdb
....\..\top-clock.map.qmsg
....\..\top-clock.map_bb.cdb
....\..\top-clock.map_bb.hdb
....\..\top-clock.map_bb.logdb
....\..\top-clock.pre_map.cdb
....\..\top-clock.pre_map.hdb
....\..\top-clock.rtlv.hdb
....\..\top-clock.rtlv_sg.cdb
....\..\top-clock.rtlv_sg_swap.cdb
....\..\top-clock.sgdiff.cdb
....\..\top-clock.sgdiff.hdb
....\..\top-clock.sld_design_entry.sci
....\..\top-clock.sld_design_entry_dsc.sci
....\..\top-clock.smart_action.txt
....\..\top-clock.sta.qmsg
....\..\top-clock.sta.rdb
....\..\top-clock.sta_cmp.6_slow_1200mv_85c.tdb
    

CodeBus www.codebus.net