Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog-Niosii-TLC1549 Download
 Description: niosii project with a TLC1549 module
 Downloaders recently: [More information of uploader 874605744]
 To Search:
File list (Check if you may need any files):
TLC1549\.sopc_builder\filters.xml
.......\.............\install.ptf
.......\.............\install2.ptf
.......\.............\preferences.xml
.......\cpu.ocp
.......\cpu.sdc
.......\cpu.v
.......\cpu_bht_ram.mif
.......\cpu_ic_tag_ram.mif
.......\cpu_jtag_debug_module_sysclk.v
.......\cpu_jtag_debug_module_tck.v
.......\cpu_jtag_debug_module_wrapper.v
.......\cpu_mult_cell.v
.......\cpu_ociram_default_contents.mif
.......\cpu_oci_test_bench.v
.......\cpu_rf_ram_a.mif
.......\cpu_rf_ram_b.mif
.......\cpu_test_bench.v
.......\db\altsyncram_e502.tdf
.......\..\altsyncram_p2f1.tdf
.......\..\altsyncram_pkf1.tdf
.......\..\altsyncram_q2f1.tdf
.......\..\altsyncram_qed1.tdf
.......\..\altsyncram_t072.tdf
.......\..\altsyncram_u0g1.tdf
.......\..\altsyncram_v631.tdf
.......\..\ded_mult_2o81.tdf
.......\..\dffpipe_93c.tdf
.......\..\logic_util_heursitic.dat
.......\..\mult_add_4cr2.tdf
.......\..\mult_add_6cr2.tdf
.......\..\prev_cmp_TLC1549_HDL.qmsg
.......\..\prev_cmp_TLC1549_TOP.map.qmsg
.......\..\prev_cmp_TLC1549_TOP.sim.qmsg
.......\..\sopcb_tb2_TLC1549_NIOS.xml
.......\..\TLC1549_HDL.smp_dump.txt
.......\..\TLC1549_TOP.asm.qmsg
.......\..\TLC1549_TOP.asm.rdb
.......\..\TLC1549_TOP.asm_labs.ddb
.......\..\TLC1549_TOP.cbx.xml
.......\..\TLC1549_TOP.cmp.bpm
.......\..\TLC1549_TOP.cmp.cbp
.......\..\TLC1549_TOP.cmp.cdb
.......\..\TLC1549_TOP.cmp.ecobp
.......\..\TLC1549_TOP.cmp.hdb
.......\..\TLC1549_TOP.cmp.kpt
.......\..\TLC1549_TOP.cmp.logdb
.......\..\TLC1549_TOP.cmp.rdb
.......\..\TLC1549_TOP.cmp.tdb
.......\..\TLC1549_TOP.cmp0.ddb
.......\..\TLC1549_TOP.cmp2.ddb
.......\..\TLC1549_TOP.cmp_merge.kpt
.......\..\TLC1549_TOP.db_info
.......\..\TLC1549_TOP.eco.cdb
.......\..\TLC1549_TOP.eds_overflow
.......\..\TLC1549_TOP.fit.qmsg
.......\..\TLC1549_TOP.fnsim.hdb
.......\..\TLC1549_TOP.fnsim.qmsg
.......\..\TLC1549_TOP.hier_info
.......\..\TLC1549_TOP.hif
.......\..\TLC1549_TOP.lpc.html
.......\..\TLC1549_TOP.lpc.rdb
.......\..\TLC1549_TOP.lpc.txt
.......\..\TLC1549_TOP.map.bpm
.......\..\TLC1549_TOP.map.cdb
.......\..\TLC1549_TOP.map.ecobp
.......\..\TLC1549_TOP.map.hdb
.......\..\TLC1549_TOP.map.kpt
.......\..\TLC1549_TOP.map.logdb
.......\..\TLC1549_TOP.map.qmsg
.......\..\TLC1549_TOP.map_bb.cdb
.......\..\TLC1549_TOP.map_bb.hdb
.......\..\TLC1549_TOP.map_bb.logdb
.......\..\TLC1549_TOP.pre_map.cdb
.......\..\TLC1549_TOP.pre_map.hdb
.......\..\TLC1549_TOP.rtlv.hdb
.......\..\TLC1549_TOP.rtlv_sg.cdb
.......\..\TLC1549_TOP.rtlv_sg_swap.cdb
.......\..\TLC1549_TOP.sgdiff.cdb
.......\..\TLC1549_TOP.sgdiff.hdb
.......\..\TLC1549_TOP.sim.hdb
.......\..\TLC1549_TOP.sim.qmsg
.......\..\TLC1549_TOP.sim.rdb
.......\..\TLC1549_TOP.simfam
.......\..\TLC1549_TOP.sim_ori.vwf
.......\..\TLC1549_TOP.sld_design_entry.sci
.......\..\TLC1549_TOP.sld_design_entry_dsc.sci
.......\..\TLC1549_TOP.smart_action.txt
.......\..\TLC1549_TOP.syn_hier_info
.......\..\TLC1549_TOP.tan.qmsg
.......\..\TLC1549_TOP.tis_db_list.ddb
.......\..\TLC1549_TOP.tmw_info
.......\..\wed.wsf
.......\epcs_flash.v
.......\epcs_flash_boot_rom.hex
.......\incremental_db\compiled_partitions\TLC1549_TOP.autoh_e4eb58185d954d358c52b26e0df67201.map.cdb
.......\..............\...................\TLC1549_TOP.autoh_e4eb58185d954d358c52b26e0df67201.map.dpi
.......\..............\...................\TLC1549_TOP.autoh_e4eb58185d954d358c52b26e0df67201.map.hdb
.......\..............\...................\TLC1549_TOP.autoh_e4eb58185d954d358c52b26e0df67201.map.kpt
.......\..............\...................\TLC1549_TOP.autoh_e4eb58185d954d358c52b26e0df67201.map.logdb
    

CodeBus www.codebus.net