Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Chapter-8 Download
 Description: • Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are programmed on Altera’s UP2 board are included in “Quartus UP2 Designs.zip” • The OVL directory has OVL library version 1.0 and its documentations • In the Software directory, the Altera directory contains Quartus II, related tools, and Altera device specifications. Please connect to www.altera.com and then click on “University Program” to obtain a license for Quartus II Web Edition. • In the Software directory, The MentorGraphics directory has the ModelSim-Altera simulation program. Please connect to www.altera.com and then click on “University Program” to obtain a license for ModelSim-Altera.
 Downloaders recently: [More information of uploader zhongtianrui]
 To Search:
File list (Check if you may need any files):
Chapter 8\SAYEH\AddressingUnit.v
.........\.....\AddressLogic.v
.........\.....\ArithmeticUnit.v
.........\.....\Controller.v
.........\.....\ConvertingSayehTest.v
.........\.....\DataPath.v
.........\.....\inst.mem
.........\.....\InstrunctionRegister.v
.........\.....\MemoryModel.v
.........\.....\ProgramCounter.v
.........\.....\RegisterFile.v
.........\.....\SAYEH Assembly Format.doc
.........\.....\Sayeh.v
.........\.....\SayehTest.v
.........\.....\SortProgram.hex
.........\.....\SortProgram.txt
.........\.....\StatusRegister.v
.........\.....\WindowPointer.v
.........\.....\Running Sort Program\AddressingUnit.v
.........\.....\....................\AddressLogic.v
.........\.....\....................\ArithmeticUnit.v
.........\.....\....................\Controller.v
.........\.....\....................\ConvertingSayehTest.v
.........\.....\....................\DataPath.v
.........\.....\....................\inst.mem
.........\.....\....................\InstrunctionRegister.v
.........\.....\....................\MemoryModel.v
.........\.....\....................\ProgramCounter.v
.........\.....\....................\RegisterFile.v
.........\.....\....................\Sayeh.v
.........\.....\....................\StatusRegister.v
.........\.....\....................\WindowPointer.v
.........\.....\....................\output files\memfile0.mem
.........\.....\....................\............\memfile1.mem
.........\.....\....................\............\memfile10.mem
.........\.....\....................\............\memfile11.mem
.........\.....\....................\............\memfile12.mem
.........\.....\....................\............\memfile13.mem
.........\.....\....................\............\memfile14.mem
.........\.....\....................\............\memfile15.mem
.........\.....\....................\............\memfile2.mem
.........\.....\....................\............\memfile3.mem
.........\.....\....................\............\memfile4.mem
.........\.....\....................\............\memfile5.mem
.........\.....\....................\............\memfile6.mem
.........\.....\....................\............\memfile7.mem
.........\.....\....................\............\memfile8.mem
.........\.....\....................\............\memfile9.mem
.........\.....\C Compiler\prog1.c
.........\.....\..........\prog1.hex
.........\.....\..........\User's guide.txt
.........\.....\..........\ZaiMo.exe
.........\.....\..........\Verification Documents\fibonacci.asm
.........\.....\..........\......................\Fibonacci.c
.........\.....\..........\......................\_fibonacci(manually HEXed).hex
.........\.....\..........\Samples\Fibonacci.c
.........\Multiplier\Add8.v
.........\..........\Controller.v
.........\..........\data1.dat
.........\..........\data2.dat
.........\..........\Datapath.v
.........\..........\Multiplier.v
.........\..........\Mux8.v
.........\..........\Reg8.v
.........\..........\Shift8.v
.........\..........\TestMultiplier.v
.........\..........\Tri8.v
.........\AddingCPU\ac.v
.........\.........\actst.v
.........\.........\alu.v
.........\.........\alutst.v
.........\.........\controller.v
.........\.........\cpu.v
.........\.........\cputest.v
.........\.........\cputst.v
.........\.........\datapath.v
.........\.........\datapathtst.v
.........\.........\inst.mem
.........\.........\ir.v
.........\.........\irtst.v
.........\.........\memfile.mem
.........\.........\pc.v
.........\.........\pctst.v
.........\SAYEH\Running Sort Program\output files
.........\.....\C Compiler\Verification Documents
.........\.....\..........\Samples
.........\.....\Running Sort Program
.........\.....\C Compiler
.........\SAYEH
.........\Multiplier
.........\AddingCPU
Chapter 8
    

CodeBus www.codebus.net