Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: char_LCD Download
 Description: 1 The examples above control development board LCD display 2 works in \ project folder inside 3 source file and the pin assignment in \ rtl folder inside 4 download the file in the \ download folder inside. mcs file for the PROM mode, download,. bit in the JTAG debug download
 Downloaders recently: [More information of uploader seesky88]
 To Search:
File list (Check if you may need any files):
char_LCD\download\lcd_top.bit
........\........\lcd_top.mcs
........\project\automake.log
........\.......\bitgen.ut
........\.......\char_ram.vhd
........\.......\div16.spl
........\.......\div16.sym
........\.......\DIV16.v
........\.......\lcd.cmd_log
........\.......\lcd.lso
........\.......\lcd.ngc
........\.......\lcd.ngr
........\.......\lcd.prj
........\.......\lcd.spl
........\.......\lcd.stx
........\.......\lcd.sym
........\.......\lcd.syr
........\.......\lcd.vhd
........\.......\lcd_summary.html
........\.......\lcd_top.bgn
........\.......\lcd_top.bit
........\.......\lcd_top.bld
........\.......\lcd_top.cmd_log
........\.......\lcd_top.drc
........\.......\lcd_top.lfp
........\.......\lcd_top.lso
........\.......\lcd_top.mrp
........\.......\lcd_top.nc1
........\.......\lcd_top.ncd
........\.......\lcd_top.ngc
........\.......\lcd_top.ngd
........\.......\lcd_top.ngm
........\.......\lcd_top.ngr
........\.......\lcd_top.pad
........\.......\lcd_top.pad_txt
........\.......\lcd_top.par
........\.......\lcd_top.pcf
........\.......\lcd_top.placed_ncd_tracker
........\.......\lcd_top.prj
........\.......\lcd_top.routed_ncd_tracker
........\.......\lcd_top.sch
........\.......\lcd_top.stx
........\.......\lcd_top.syr
........\.......\lcd_top.twr
........\.......\lcd_top.twx
........\.......\lcd_top.ucf
........\.......\lcd_top.ucf.untf
........\.......\lcd_top.ut
........\.......\lcd_top.v
........\.......\lcd_top.vf
........\.......\lcd_top.xpi
........\.......\lcd_top_map.ncd
........\.......\lcd_top_map.ngm
........\.......\lcd_top_pad.csv
........\.......\lcd_top_pad.txt
........\.......\lcd_top_summary.html
........\.......\pepExtractor.prj
........\.......\project.dhp
........\.......\project.ise
........\.......\project.ise_ISE_Backup
........\.......\xst\work\hdllib.ref
........\.......\...\....\hdpdeps.ref
........\.......\...\....\sub00\vhpl00.vho
........\.......\...\....\.....\vhpl01.vho
........\.......\...\....\.....\vhpl02.vho
........\.......\...\....\.....\vhpl03.vho
........\.......\...\....\vlg1A\div16.bin
........\.......\...\....\...41\lcd__top.bin
........\.......\_impact.cmd
........\.......\_impact.log
........\.......\.ngo\netlist.lst
........\.......\._projnav\bitgen.rsp
........\.......\.........\ednTOngd_tcl.rsp
........\.......\.........\jhdparse.log
........\.......\.........\lcd.xst
........\.......\.........\lcd_top.xst
........\.......\.........\lcd_top_jhdparse_tcl.rsp
........\.......\.........\lcd_top_ncdTOut_tcl.rsp
........\.......\.........\nc1TOncd_tcl.rsp
........\.......\.........\parentAssignPackagePinsApp_tcl.rsp
........\.......\.........\project.gfl
........\.......\.........\project_flowplus.gfl
........\.......\.........\runXst_tcl.rsp
........\.......\.........\sumrpt_tcl.rsp
........\.......\.........\vhd2spl.err
........\.......\__projnav.log
........\rtl\char_ram.vhd
........\...\DIV16.v
........\...\lcd.vhd
........\...\lcd_top.ucf
........\...\lcd_top.v
........\project\xst\dump.xst\lcd.prj\ngx\notopt
........\.......\...\........\.......\...\opt
........\.......\...\........\..._top.prj\ngx\notopt
........\.......\...\........\...........\...\opt
........\.......\...\........\....prj\ngx
........\.......\...\........\..._top.prj\ngx
........\.......\...\........\lcd.prj
........\.......\...\........\lcd_top.prj
........\.......\...\work\sub00
    

CodeBus www.codebus.net