Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: hand_shake Download
 Description: handshake and testbench,verilog HDL
 Downloaders recently: [More information of uploader zhang_bluebug]
 To Search:
File list (Check if you may need any files):
test3\#adf.v#
.....\adsf.v
.....\gui_sim.bat
.....\Hand_shake_sync.v
.....\Hand_shake_sync_tb.v
.....\Hand_shake_sync_tb.v~
.....\tb.do
.....\transcript
.....\vsim.wlf
.....\work\@dff\verilog.asm
.....\....\....\verilog.rw
.....\....\....\_primary.dat
.....\....\....\_primary.dbs
.....\....\....\_primary.vhd
.....\....\.hand_shake_sync\verilog.asm
.....\....\................\verilog.rw
.....\....\................\_primary.dat
.....\....\................\_primary.dbs
.....\....\................\_primary.vhd
.....\....\................_tb\verilog.asm
.....\....\...................\verilog.rw
.....\....\...................\_primary.dat
.....\....\...................\_primary.dbs
.....\....\...................\_primary.vhd
.....\....\...................2\verilog.asm
.....\....\....................\verilog.rw
.....\....\....................\_primary.dat
.....\....\....................\_primary.dbs
.....\....\....................\_primary.vhd
.....\....\.receiver\verilog.asm
.....\....\.........\verilog.rw
.....\....\.........\_primary.dat
.....\....\.........\_primary.dbs
.....\....\.........\_primary.vhd
.....\....\.sender\verilog.asm
.....\....\.......\verilog.rw
.....\....\.......\_primary.dat
.....\....\.......\_primary.dbs
.....\....\.......\_primary.vhd
.....\....\......._tb\verilog.asm
.....\....\..........\verilog.rw
.....\....\..........\_primary.dat
.....\....\..........\_primary.dbs
.....\....\..........\_primary.vhd
.....\....\_info
.....\....\_vmake
.....\....\@dff
.....\....\@hand_shake_sync
.....\....\@hand_shake_sync_tb
.....\....\@hand_shake_sync_tb2
.....\....\@receiver
.....\....\@sender
.....\....\@sender_tb
.....\....\_temp
.....\work
test3
    

CodeBus www.codebus.net