Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Counter-and-digital-tube-display Download
 Description: This article ten, 12, 16, and six decimal counter counting process, six decimal counter, the status of digital tube display, and data scanning time-sharing module and decoder modules in the five digital tube . After the program to debug and run the simulation, the simulation results meet the design requirements using the JTAG download to programmable devices, soft and hardware combination.
 Downloaders recently: [More information of uploader huwei_hong]
 To Search:
File list (Check if you may need any files):
Counter and digital tube display.doc
    

CodeBus www.codebus.net