Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dff1 Download
 Description: This program written in vhdl language, be able to use of ALTERA the CPLD analog-EPM3128A, a D flip-flop.
 Downloaders recently: [More information of uploader zunhuachen]
 To Search:
File list (Check if you may need any files):
dff1\db\dff1.asm.qmsg
....\..\dff1.cbx.xml
....\..\dff1.cmp.cdb
....\..\dff1.cmp.hdb
....\..\dff1.cmp.logdb
....\..\dff1.cmp.rdb
....\..\dff1.cmp.tdb
....\..\dff1.cmp0.ddb
....\..\dff1.dbp
....\..\dff1.db_info
....\..\dff1.eco.cdb
....\..\dff1.fit.qmsg
....\..\dff1.hier_info
....\..\dff1.hif
....\..\dff1.map.cdb
....\..\dff1.map.hdb
....\..\dff1.map.logdb
....\..\dff1.map.qmsg
....\..\dff1.pre_map.cdb
....\..\dff1.pre_map.hdb
....\..\dff1.psp
....\..\dff1.pss
....\..\dff1.rtlv.hdb
....\..\dff1.rtlv_sg.cdb
....\..\dff1.rtlv_sg_swap.cdb
....\..\dff1.sgdiff.cdb
....\..\dff1.sgdiff.hdb
....\..\dff1.sld_design_entry.sci
....\..\dff1.sld_design_entry_dsc.sci
....\..\dff1.syn_hier_info
....\..\dff1.tan.qmsg
....\..\dff1.tis_db_list.ddb
....\..\prev_cmp_dff1.asm.qmsg
....\..\prev_cmp_dff1.fit.qmsg
....\..\prev_cmp_dff1.map.qmsg
....\..\prev_cmp_dff1.qmsg
....\..\prev_cmp_dff1.tan.qmsg
....\dff1.asm.rpt
....\dff1.cdf
....\dff1.done
....\dff1.dpf
....\dff1.fit.rpt
....\dff1.fit.summary
....\dff1.flow.rpt
....\dff1.map.rpt
....\dff1.map.summary
....\dff1.pin
....\dff1.pof
....\dff1.qpf
....\dff1.qsf
....\dff1.tan.rpt
....\dff1.tan.summary
....\dff1.vhd
....\db
dff1
    

CodeBus www.codebus.net