Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: UART-and-FPGA Download
 Description: UART communication controller based on FPGA Design and Implementation of hold. Used modelsim6.1f environment simulation.
 Downloaders recently: [More information of uploader 584771025]
 To Search:
File list (Check if you may need any files):
毕业设计VDHL代码
................\gh_DECODE_3to8.vhd
................\gh_baud_rate_gen.vhd
................\gh_binary2gray.vhd
................\gh_counter_down_ce_ld.vhd
................\gh_counter_down_ce_ld_tc.vhd
................\gh_counter_integer_down.vhd
................\gh_edge_det.vhd
................\gh_edge_det_XCD.vhd
................\gh_fifo_async16_rcsr_wf.vhd
................\gh_fifo_async16_sr.vhd
................\gh_gray2binary.vhd
................\gh_jkff.vhd
................\gh_parity_gen_Serial.vhd
................\gh_register_ce.vhd
................\gh_shift_reg_PL_sl.vhd
................\gh_shift_reg_se_sl.vhd
................\gh_uart_16550.vhd
................\gh_uart_Rx_8bit.vhd
................\gh_uart_Tx_8bit.vhd
................\uart_to_uart.vhd
    

CodeBus www.codebus.net