Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 68013A_BULK_TRANS Download
 Description: CY68013A asynchronous BULK transmission model, in strict accordance with the temporal description to read and write, read and write to the FIFO implementation, perfect function.
 Downloaders recently: [More information of uploader enouuao]
 To Search:
File list (Check if you may need any files):
data_fifo_1024.qip
data_fifo_1024.v
data_fifo_1024_bb.v
data_fifo_1024_wave0.jpg
data_fifo_1024_wave1.jpg
data_fifo_1024_waveforms.html
pll_100.ppf
pll_100.qip
pll_100.v
pll_100_bb.v
pll_100_wave0.jpg
pll_100_waveforms.html
signalprobe_qsf.tcl
usb_bulk_v4.asm.rpt
usb_bulk_v4.done
usb_bulk_v4.dpf
usb_bulk_v4.fit.rpt
usb_bulk_v4.fit.smsg
usb_bulk_v4.fit.summary
usb_bulk_v4.flow.rpt
usb_bulk_v4.map.rpt
usb_bulk_v4.map.summary
usb_bulk_v4.pin
usb_bulk_v4.pof
usb_bulk_v4.qpf
usb_bulk_v4.qsf
usb_bulk_v4.qws
usb_bulk_v4.sim.rpt
usb_bulk_v4.sof
usb_bulk_v4.tan.rpt
usb_bulk_v4.tan.summary
usb_bulk_v4.v
usb_bulk_v4.v.bak
usb_bulk_v4.vwf
usbmodule.v
usbmodule.v.bak
    

CodeBus www.codebus.net