Description: library ieee
use ieee.std_logic_1164.all
use ieee.std_logic_arith.all
use ieee.std_logic_unsigned.all
entity ymq is
port(num:in std_logic_vector(3 downto 0)
dout:out std_logic_vector(0 TO 6))
end ymq
architecture a1 of ymq is
begin
To Search:
File list (Check if you may need any files):
28M分频器.txt
D触发器.txt
JK触发器.txt
Download