Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Verilog-HDL Download
 Description: Verilog HDL Designing+ Modelsim UART simulation
 Downloaders recently: [More information of uploader 759981398]
 To Search:
File list (Check if you may need any files): 
modelsim.do
speedselect.bmp
speedselect.v
speedselect_tb.v
uart_rx.bmp
uart_rx.v
uart_rx_tb.v
uart_tx.bmp
uart_tx.v
uart_tx_tb.v

CodeBus www.codebus.net