Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: modelsim_testverilog Download
 Description: This code provides a simple call to use quartus ii 9.0 altera-modelsim small program, readers can easily use the code to become familiar with the call operator, in a very short period of time are familiar with a software application.
 Downloaders recently: [More information of uploader northcamel]
 To Search:
File list (Check if you may need any files):
modelsim_testverilog\db\modelsim_test.db_info
....................\..\modelsim_test.eco.cdb
....................\..\modelsim_test.sld_design_entry.sci
....................\modelsim_test.asm.rpt
....................\modelsim_test.done
....................\modelsim_test.dpf
....................\modelsim_test.eda.rpt
....................\modelsim_test.fit.rpt
....................\modelsim_test.fit.smsg
....................\modelsim_test.fit.summary
....................\modelsim_test.flow.rpt
....................\modelsim_test.map.rpt
....................\modelsim_test.map.summary
....................\modelsim_test.pin
....................\modelsim_test.qpf
....................\modelsim_test.qsf
....................\modelsim_test.qws
....................\modelsim_test.tan.rpt
....................\modelsim_test.tan.summary
....................\modelsim_test.v
....................\modelsim_test.v.bak
....................\modelsim_test_assignment_defaults.qdf
....................\simulation\modelsim\maxii_atoms.v
....................\..........\........\modelsim_test.vo
....................\..........\........\modelsim_test_modelsim.xrf
....................\..........\........\modelsim_test_v.sdo
....................\..........\........\vtf_test.v
....................\..........\........\vtf_test.v.bak
....................\..........\modelsim
....................\db
....................\simulation
modelsim_testverilog
    

CodeBus www.codebus.net