Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianziqin Download
 Description: VHDL language keyboard that can display the clock, using Quatrus II development, test board for the DE2
 Downloaders recently: [More information of uploader 376803047]
 To Search:
  • [485] - 485+ lCD1602+ avr16+ multi-machine commu
File list (Check if you may need any files):
最后\adjuster.vhd
....\adjuster.vhd.bak
....\antiwriter.vhd
....\antiwriter.vhd.bak
....\automusic.vhd
....\automusic.vhd.bak
....\childinput.vhd
....\clock_fenpin.vhd
....\counter24.vhd
....\counter24.vhd.bak
....\counter60.vhd
....\counter60.vhd.bak
....\display.vhd
....\display.vhd.bak
....\fenpin.vhd
....\fenpin.vhd.bak
....\I2C_AV_Config.v
....\I2C_Controller.v
....\iPiano.v
....\iPiano.v.bak
....\keybd.vhd
....\keybd.vhd.bak
....\keyboard.vhd
....\lcd_control.vhd
....\lcd_display.vhd
....\out_fenpin.vhd
....\serv_req_info.txt
....\speaker.vhd
....\tone.vhd
....\tone.vhd.bak
....\top.asm.rpt
....\top.done
....\top.dpf
....\top.fit.rpt
....\top.fit.smsg
....\top.fit.summary
....\top.flow.rpt
....\top.map.rpt
....\top.map.summary
....\top.pin
....\top.pof
....\top.qpf
....\top.qsf
....\top.qws
....\top.sim.rpt
....\top.sof
....\top.tan.rpt
....\top.tan.summary
....\top.vhd
....\top.vhd.bak
....\top.vwf
....\top_assignment_defaults.qdf
....\undo_redo.txt
最后
    

CodeBus www.codebus.net