Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count Download
 Description: 1. VHDL design with a clear end to end so that the count range of 0 to 999 in the counter, the output is 8421BCD code 2. Decimal counter with VHDL Design (BCD_CNT) modules, seven segment display decoder circuit (BEC_LED) modules and sharing the bus switching circuit (SCAN) module. 3. With MAX+ plus Ⅱ timing simulation.
 Downloaders recently: [More information of uploader xiyuemiao]
 To Search:
File list (Check if you may need any files):
count.doc
    

CodeBus www.codebus.net