Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock- Download
 Description: ALTERA a clock source code
 Downloaders recently: [More information of uploader reedary]
 To Search:
File list (Check if you may need any files):
clock - 不带调时
................\clock.asm.rpt
................\clock.done
................\clock.dpf
................\clock.fit.rpt
................\clock.fit.smsg
................\clock.fit.summary
................\clock.flow.rpt
................\clock.map.rpt
................\clock.map.smsg
................\clock.map.summary
................\clock.pin
................\clock.pof
................\clock.qpf
................\clock.qsf
................\clock.qws
................\clock.sof
................\clock.tan.rpt
................\clock.tan.summary
................\clock.v
................\clock_assignment_defaults.qdf
................\db
................\..\add_sub_3dc.tdf
................\..\add_sub_4dc.tdf
................\..\add_sub_5dc.tdf
................\..\add_sub_6dc.tdf
................\..\add_sub_7dc.tdf
................\..\add_sub_8dc.tdf
................\..\add_sub_9dc.tdf
................\..\alt_u_div_0oe.tdf
................\..\alt_u_div_2oe.tdf
................\..\alt_u_div_4oe.tdf
................\..\alt_u_div_8oe.tdf
................\..\clock.asm.qmsg
................\..\clock.asm.rdb
................\..\clock.cbx.xml
................\..\clock.cmp.bpm
................\..\clock.cmp.cdb
................\..\clock.cmp.ecobp
................\..\clock.cmp.hdb
................\..\clock.cmp.kpt
................\..\clock.cmp.logdb
................\..\clock.cmp.rdb
................\..\clock.cmp.tdb
................\..\clock.cmp0.ddb
................\..\clock.cmp_merge.kpt
................\..\clock.db_info
................\..\clock.eco.cdb
................\..\clock.fit.qmsg
................\..\clock.hier_info
................\..\clock.hif
................\..\clock.lpc.html
................\..\clock.lpc.rdb
................\..\clock.lpc.txt
................\..\clock.map.bpm
................\..\clock.map.cdb
................\..\clock.map.ecobp
................\..\clock.map.hdb
................\..\clock.map.kpt
................\..\clock.map.logdb
................\..\clock.map.qmsg
................\..\clock.map_bb.cdb
................\..\clock.map_bb.hdb
................\..\clock.map_bb.logdb
................\..\clock.pre_map.cdb
................\..\clock.pre_map.hdb
................\..\clock.rtlv.hdb
................\..\clock.rtlv_sg.cdb
................\..\clock.rtlv_sg_swap.cdb
................\..\clock.sgdiff.cdb
................\..\clock.sgdiff.hdb
................\..\clock.sld_design_entry.sci
................\..\clock.sld_design_entry_dsc.sci
................\..\clock.smart_action.txt
................\..\clock.syn_hier_info
................\..\clock.tan.qmsg
................\..\clock.tis_db_list.ddb
................\..\clock.tmw_info
................\..\clock_global_asgn_op.abo
................\..\logic_util_heursitic.dat
................\..\lpm_divide_c5m.tdf
................\..\lpm_divide_d5m.tdf
................\..\lpm_divide_ftl.tdf
................\..\lpm_divide_gtl.tdf
................\..\lpm_divide_htl.tdf
................\..\lpm_divide_jtl.tdf
................\..\prev_cmp_clock.asm.qmsg
................\..\prev_cmp_clock.fit.qmsg
................\..\prev_cmp_clock.map.qmsg
................\..\prev_cmp_clock.qmsg
................\..\prev_cmp_clock.tan.qmsg
................\..\sign_div_unsign_8kh.tdf
................\..\sign_div_unsign_9kh.tdf
................\..\sign_div_unsign_akh.tdf
................\..\sign_div_unsign_ckh.tdf
................\incremental_db
................\..............\compiled_partitions
................\..............\...................\clock.root_partition.cmp.atm
................\..............\...................\clock.root_partition.cmp.cdb
................\..............\...................\clock.root_partition.cmp.dfp
    

CodeBus www.codebus.net