Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ji-shu-qi Download
 Description: fpga counter the routine for the addition and subtraction, addition and subtraction to achieve the main function of count
 Downloaders recently: [More information of uploader 601230508]
 To Search:
File list (Check if you may need any files):
example3\cmp_state.ini
........\counter.asm.rpt
........\counter.cdf
........\counter.done
........\counter.dpf
........\counter.fit.rpt
........\counter.fit.smsg
........\counter.fit.summary
........\counter.flow.rpt
........\counter.map.rpt
........\counter.map.summary
........\counter.pin
........\counter.pof
........\counter.qpf
........\counter.qsf
........\counter.qws
........\counter.tan.rpt
........\counter.tan.summary
........\counter.vhd
........\db\counter.db_info
........\..\counter.eco.cdb
........\..\counter.sld_design_entry.sci
........\实验说明.txt
........\db
example3
    

CodeBus www.codebus.net