Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LVDS Download
 Description: LVDS signals from 20MHz to read data for reference only
 Downloaders recently: [More information of uploader domofin]
 To Search:
File list (Check if you may need any files):
LVDS\iseconfig\.xreport
....\.........\LVDS.projectmgr
....\.........\LVDS.xreport
....\.........\recv.xreport
....\LVDS.gise
....\LVDS.vhd
....\LVDS.xise
....\LVDS_summary.html
....\recv.bld
....\recv.cmd_log
....\recv.data
....\recv.fdo
....\recv.gyd
....\recv.jed
....\recv.lso
....\recv.mfd
....\recv.mod
....\recv.nga
....\recv.ngc
....\recv.ngd
....\recv.ngr
....\recv.pad
....\recv.pnx
....\recv.prj
....\recv.rpt
....\recv.stx
....\recv.syr
....\recv.tim
....\recv.udo
....\recv.vm6
....\recv.xml
....\recv.xst
....\recv_build.xml
....\recv_ngdbuild.xrpt
....\recv_pad.csv
....\recv_summary.html
....\recv_vhdl.prj
....\recv_wave.fdo
....\recv_xst.xrpt
....\tmperr.err
....\transcript
....\vsim.wlf
....\webtalk_pn.xml
....\.ork\recv\behave.dat
....\....\....\_primary.dat
....\....\_info
....\....\.opt\work_recv_behave.asm
....\....\....\work__info
....\....\....\_deps
....\....\....\__model_tech_.._ieee__info
....\....\....\__model_tech_.._std__info
....\xlnx_auto_0_xdb\cst.xbcd
....\.st\work\hdllib.ref
....\...\....\hdpdeps.ref
....\...\....\sub00\vhpl00.vho
....\...\....\.....\vhpl01.vho
....\_ngo\netlist.lst
....\.xmsgs\cpldfit.xmsgs
....\......\hprep6.xmsgs
....\......\ngdbuild.xmsgs
....\......\pn_parser.xmsgs
....\......\taengine.xmsgs
....\......\tsim.xmsgs
....\......\xst.xmsgs
....\xst\dump.xst\recv.prj\ngx\notopt
....\...\........\........\...\opt
....\...\........\........\ngx
....\...\........\recv.prj
....\...\work\sub00
....\work\recv
....\....\_opt
....\....\_temp
....\xst\dump.xst
....\...\projnav.tmp
....\...\work
....\iseconfig
....\work
....\xlnx_auto_0_xdb
....\xst
....\_ngo
....\_xmsgs
LVDS
    

CodeBus www.codebus.net