Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cordic4_2 Download
 Description: CORDIC algorithm implementation phase model HDL source code, Verilog HDL writing, 10 iterations, the simulation is verified.
 Downloaders recently: [More information of uploader yingsanlang1]
 To Search:
File list (Check if you may need any files): 
cordic4_2.v

CodeBus www.codebus.net