Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dpll Download
 Description: This project is phase-locked loop, all-digital system design, the output frequency between the 10M ~ 100M! Can be improved.
 Downloaders recently: [More information of uploader 353604729]
 To Search:
File list (Check if you may need any files):
dpll
....\db
....\..\add_sub_1sh.tdf
....\..\add_sub_2sh.tdf
....\..\add_sub_5sh.tdf
....\..\add_sub_6sh.tdf
....\..\add_sub_lth.tdf
....\..\add_sub_mth.tdf
....\..\dpll.asm.qmsg
....\..\dpll.cbx.xml
....\..\dpll.cmp.bpm
....\..\dpll.cmp.cdb
....\..\dpll.cmp.ecobp
....\..\dpll.cmp.hdb
....\..\dpll.cmp.logdb
....\..\dpll.cmp.rdb
....\..\dpll.cmp.tdb
....\..\dpll.cmp0.ddb
....\..\dpll.cmp_bb.cdb
....\..\dpll.cmp_bb.hdb
....\..\dpll.cmp_bb.logdb
....\..\dpll.cmp_bb.rcf
....\..\dpll.dbp
....\..\dpll.db_info
....\..\dpll.eco.cdb
....\..\dpll.eds_overflow
....\..\dpll.fit.qmsg
....\..\dpll.fnsim.cdb
....\..\dpll.fnsim.hdb
....\..\dpll.fnsim.qmsg
....\..\dpll.hier_info
....\..\dpll.hif
....\..\dpll.map.bpm
....\..\dpll.map.cdb
....\..\dpll.map.ecobp
....\..\dpll.map.hdb
....\..\dpll.map.logdb
....\..\dpll.map.qmsg
....\..\dpll.map_bb.cdb
....\..\dpll.map_bb.hdb
....\..\dpll.map_bb.logdb
....\..\dpll.merge.qmsg
....\..\dpll.pre_map.cdb
....\..\dpll.pre_map.hdb
....\..\dpll.psp
....\..\dpll.pss
....\..\dpll.rtlv.hdb
....\..\dpll.rtlv_sg.cdb
....\..\dpll.rtlv_sg_swap.cdb
....\..\dpll.sgdiff.cdb
....\..\dpll.sgdiff.hdb
....\..\dpll.signalprobe.cdb
....\..\dpll.sim.hdb
....\..\dpll.sim.qmsg
....\..\dpll.sim.rdb
....\..\dpll.sim_ori.vwf
....\..\dpll.sld_design_entry.sci
....\..\dpll.sld_design_entry_dsc.sci
....\..\dpll.syn_hier_info
....\..\dpll.tan.qmsg
....\..\mux_5fc.tdf
....\..\mux_gdc.tdf
....\..\mux_ldc.tdf
....\..\wed.wsf
....\dec_inc.bdf
....\dec_inc.bsf
....\dff1.bsf
....\dff1.vhd
....\dpll.asm.rpt
....\dpll.bdf
....\dpll.done
....\dpll.fit.rpt
....\dpll.fit.smsg
....\dpll.fit.summary
....\dpll.flow.rpt
....\dpll.map.rpt
....\dpll.map.summary
....\dpll.merge.rpt
....\dpll.pin
....\dpll.pof
....\dpll.qpf
....\dpll.qsf
....\dpll.qws
....\dpll.sim.rpt
....\dpll.sof
....\dpll.tan.rpt
....\dpll.tan.summary
....\dpll.vwf
....\jkdff.bsf
....\jkdff.vhd
....\kenijishu.bsf
....\kenijishu.vhd
....\n_counter.bsf
....\n_counter.vhd
....\yihuo.bdf
....\yihuo.vhd
    

CodeBus www.codebus.net