Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jiaotongdeng-VHDL Download
 Description: (1) with two sets of red, yellow, and green lights as the two directions of red, yellow, green (2) with two sets of digital control things and north-south direction as a countdown to show time for the red light 45 seconds 50 seconds green, yellow 5 seconds (3) the actual traffic light in accordance with the rules, so that red, yellow, green and
 Downloaders recently: [More information of uploader xzf8899]
 To Search:
File list (Check if you may need any files):
jiaotongdeng VHDL.doc
    

CodeBus www.codebus.net