Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: reg-a-wire Download
 Description: verilog using the difference between reg and wire and method of use
 Downloaders recently: [More information of uploader 715250901]
 To Search:
File list (Check if you may need any files): 
reg & wire.txt

CodeBus www.codebus.net