Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jxd1 Download
 Description: Traffic light control source code
 Downloaders recently: [More information of uploader 843954094]
 To Search:
  • [RAM] - ram code in VHDL with its test code
  • [equivalent_sample] - FPGA-based equivalent sampling system de
File list (Check if you may need any files):
jxd1\jxd1.qpf
....\jxd1.qsf
....\db\jxd1.db_info
....\..\jxd1.asm.qmsg
....\..\jxd1.cmp.rdb
....\..\prev_cmp_jxd1.qmsg
....\..\jxd1.tan.qmsg
....\..\jxd1.eco.cdb
....\..\jxd1.map.qmsg
....\..\jxd1.fit.qmsg
....\..\jxd1.pre_map.hdb
....\..\jxd1.rtlv.hdb
....\..\jxd1.cbx.xml
....\..\jxd1.hif
....\..\jxd1.hier_info
....\..\jxd1.pre_map.cdb
....\..\jxd1.map.logdb
....\..\jxd1.rtlv_sg.cdb
....\..\jxd1.rtlv_sg_swap.cdb
....\..\jxd1.sld_design_entry_dsc.sci
....\..\jxd1.psp
....\..\jxd1.pss
....\..\jxd1.dbp
....\..\jxd1.smp_dump.txt
....\..\jxd1.sgdiff.cdb
....\..\prev_cmp_jxd1.sim.qmsg
....\..\jxd1.sgdiff.hdb
....\..\jxd1.sim.qmsg
....\..\jxd1.cmp.logdb
....\..\jxd1.syn_hier_info
....\..\prev_cmp_jxd1.map.qmsg
....\..\prev_cmp_jxd1.fit.qmsg
....\..\prev_cmp_jxd1.asm.qmsg
....\..\jxd1.sim.cvwf
....\..\jxd1.cmp.tdb
....\..\prev_cmp_jxd1.tan.qmsg
....\..\jxd1.sld_design_entry.sci
....\..\jxd1.eds_overflow
....\..\jxd1.sim.rdb
....\..\jxd1.map.cdb
....\..\jxd1.map.hdb
....\..\jxd1.sim.hdb
....\..\jxd1.tis_db_list.ddb
....\..\jxd1.cmp.cdb
....\..\jxd1.cmp.hdb
....\..\wed.wsf
....\..\jxd1.cmp0.ddb
....\jxd1.vhd
....\jxd1.map.summary
....\jxd1.pin
....\jxd1.fit.summary
....\jxd1.sof
....\jxd1.pof
....\jxd1.tan.summary
....\jxd1.done
....\jxd1.vwf
....\jxd1.map.rpt
....\jxd1.fit.rpt
....\jxd1.asm.rpt
....\jxd1.tan.rpt
....\jxd1.flow.rpt
....\jxd1.sim.rpt
....\jxd1.qws
....\db
jxd1
    

CodeBus www.codebus.net