Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: trunk Download
 Description: code for adaptive lms equilizer
 To Search:
File list (Check if you may need any files):
trunk\code
.....\....\add16.vhd
.....\....\bin_to_7seg.vhd
.....\....\ch_filt_tap.vhd
.....\....\clock_div.vhd
.....\....\const_ch_filt.vhd
.....\....\core_filt.vhd
.....\....\d_to_a_1bit.vhd
.....\....\data_gen.vhd
.....\....\data_gen_translate.vhd
.....\....\Display_MSE.vhd
.....\....\filt_test_system.vhd
.....\....\mul8.vhd
.....\....\Mux.vhd
.....\....\saturation.vhd
.....\....\shift_15d.vhd
.....\....\shift_16d.vhd
.....\....\shift_1d_16.vhd
.....\....\test_data_gen.vhd
.....\....\test_filt_test_sys.vhd
.....\....\test_lms.vhd
.....\....\tf_lms.vhd
.....\....\tr_seq_gen.vhd
.....\....\truncation.vhd
.....\....\u_scaling.vhd
.....\....\unit_calc.vhd
    

CodeBus www.codebus.net