Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digital-clock- Download
 Description: The code using verilog HDL language. Implementation is a digital stopwatch timer functions
 Downloaders recently: [More information of uploader xiwang0904]
 To Search:
File list (Check if you may need any files):
典型实例3_1 数字跑表\实战训练3 数字跑表\project\.untf
....................\..................\.......\bitgen.ut
....................\..................\.......\paobiao.bgn
....................\..................\.......\paobiao.bit
....................\..................\.......\paobiao.bld
....................\..................\.......\paobiao.cmd_log
....................\..................\.......\paobiao.dhp
....................\..................\.......\paobiao.drc
....................\..................\.......\paobiao.ise
....................\..................\.......\paobiao.ise_ISE_Backup
....................\..................\.......\paobiao.lso
....................\..................\.......\paobiao.mrp
....................\..................\.......\paobiao.nc1
....................\..................\.......\paobiao.ncd
....................\..................\.......\paobiao.ngc
....................\..................\.......\paobiao.ngd
....................\..................\.......\paobiao.ngm
....................\..................\.......\paobiao.ngr
....................\..................\.......\paobiao.pad
....................\..................\.......\paobiao.pad_txt
....................\..................\.......\paobiao.par
....................\..................\.......\paobiao.pcf
....................\..................\.......\paobiao.placed_ncd_tracker
....................\..................\.......\paobiao.prj
....................\..................\.......\paobiao.routed_ncd_tracker
....................\..................\.......\paobiao.stx
....................\..................\.......\paobiao.syr
....................\..................\.......\paobiao.twr
....................\..................\.......\paobiao.twx
....................\..................\.......\paobiao.ut
....................\..................\.......\paobiao.v
....................\..................\.......\paobiao.xpi
....................\..................\.......\paobiao_last_par.ncd
....................\..................\.......\paobiao_map.ncd
....................\..................\.......\paobiao_map.ngm
....................\..................\.......\paobiao_pad.csv
....................\..................\.......\paobiao_pad.txt
....................\..................\.......\paobiao_summary.html
....................\..................\.......\paobiao_tb.ant
....................\..................\.......\paobiao_tb.fdo
....................\..................\.......\paobiao_tb.jhd
....................\..................\.......\paobiao_tb.tbw
....................\..................\.......\paobiao_tb.tfw
....................\..................\.......\paobiao_tb.udo
....................\..................\.......\paobiao_tb.xwv
....................\..................\.......\paobiao_tb.xwv_bak
....................\..................\.......\paobiao_tb_bencher.prj
....................\..................\.......\paobiao_tb_tb.v
....................\..................\.......\paobiao_tb_tb.v.bak
....................\..................\.......\paobiao_vhdl.prj
....................\..................\.......\transcript
....................\..................\.......\vsim.wlf
....................\..................\.......\work\glbl\verilog.asm
....................\..................\.......\....\....\_primary.dat
....................\..................\.......\....\....\_primary.vhd
....................\..................\.......\....\paobiao\verilog.asm
....................\..................\.......\....\.......\_primary.dat
....................\..................\.......\....\.......\_primary.vhd
....................\..................\.......\....\......._tb\verilog.asm
....................\..................\.......\....\..........\_primary.dat
....................\..................\.......\....\..........\_primary.vhd
....................\..................\.......\....\_info
....................\..................\.......\xst\work\hdllib.ref
....................\..................\.......\...\....\vlg73

CodeBus www.codebus.net