Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vga Download
 Description: Environment based on QuartusII 6.0 vga drivers, the chips for the EP1C6Q240C8, development board clock 50M, the display mode 800* 600,72 Hz, the frequency content of screen displays several lines.
 Downloaders recently: [More information of uploader x_metal]
 To Search:
File list (Check if you may need any files):
vga\vga.qpf
...\vga.qsf
...\db\vga.db_info
...\..\vga.cbx.xml
...\..\vga.hif
...\..\vga.hier_info
...\..\vga.psp
...\..\vga.dbp
...\..\vga.syn_hier_info
...\..\vga.cmp.kpt
...\..\vga.map.qmsg
...\..\vga.rtlv_sg.cdb
...\..\vga.rtlv.hdb
...\..\vga.rtlv_sg_swap.cdb
...\..\vga.pre_map.hdb
...\..\vga.pre_map.cdb
...\..\vga.map.logdb
...\..\vga.sgdiff.cdb
...\..\vga.sgdiff.hdb
...\..\vga.sld_design_entry_dsc.sci
...\..\vga.map.cdb
...\..\vga.map.hdb
...\..\vga.fit.qmsg
...\..\vga.cmp.logdb
...\..\vga.asm.qmsg
...\..\vga.tan.qmsg
...\..\vga.cmp.tdb
...\..\vga.cmp0.ddb
...\..\vga.cmp.cdb
...\..\vga.signalprobe.cdb
...\..\vga.cmp.hdb
...\..\vga.cmp.rdb
...\..\vga.sld_design_entry.sci
...\..\vga.eco.cdb
...\vga.vhd
...\vga.map.rpt
...\vga.flow.rpt
...\vga.map.summary
...\vga.pin
...\vga.fit.rpt
...\vga.fit.smsg
...\vga.fit.summary
...\vga.sof
...\vga.pof
...\vga.asm.rpt
...\vga.tan.summary
...\vga.tan.rpt
...\vga.done
...\vga.cdf
...\vga.qws
...\db
vga
    

CodeBus www.codebus.net