Description: Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.
To Search:
File list (Check if you may need any files):
Led7Segment.v
Timer.v
top.v
UartRx.v
UartTx.v
Download