Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: PLL Download
 Description: A strategy of synchronization control, which combines competition coequality and priority, is mentioned in the paper and uses digital phase-lock loop to track synchronization signal
 Downloaders recently: [More information of uploader wluyi]
 To Search:
File list (Check if you may need any files):
PLL\PLL.doc
PLL
    

CodeBus www.codebus.net