Description: Any divider, using Verilog HDL to achieve, simply modify the parameters can be achieved odd, even frequency, FPGA applications necessary information.
To Search:
File list (Check if you may need any files):
任意分频
........\div_f偶数.v
........\div_f奇数.v
Download