Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Digital-clock Download
 Description: Digital clock project, using QuartuesII software development, running on the DE2-70 success, can be used directly, accurate timing, file the code is simple, suitable for beginners learn.
 Downloaders recently: [More information of uploader lixuerui0109]
 To Search:
File list (Check if you may need any files):
Digital clock
.............\clock.asm.rpt
.............\clock.done
.............\clock.dpf
.............\clock.fit.rpt
.............\clock.fit.smsg
.............\clock.fit.summary
.............\clock.flow.rpt
.............\clock.map.rpt
.............\clock.map.summary
.............\clock.pin
.............\clock.pof
.............\clock.qpf
.............\clock.qsf
.............\clock.qws
.............\clock.sof
.............\clock.tan.rpt
.............\clock.tan.summary
.............\clock.v
.............\clock.v.bak
.............\db
.............\..\add_sub_lkc.tdf
.............\..\add_sub_mkc.tdf
.............\..\alt_u_div_ove.tdf
.............\..\clock.asm.qmsg
.............\..\clock.asm.rdb
.............\..\clock.asm_labs.ddb
.............\..\clock.cbx.xml
.............\..\clock.cmp.bpm
.............\..\clock.cmp.cdb
.............\..\clock.cmp.ecobp
.............\..\clock.cmp.hdb
.............\..\clock.cmp.kpt
.............\..\clock.cmp.logdb
.............\..\clock.cmp.rdb
.............\..\clock.cmp.tdb
.............\..\clock.cmp0.ddb
.............\..\clock.cmp_merge.kpt
.............\..\clock.db_info
.............\..\clock.eco.cdb
.............\..\clock.fit.qmsg
.............\..\clock.hier_info
.............\..\clock.hif
.............\..\clock.lpc.html
.............\..\clock.lpc.rdb
.............\..\clock.lpc.txt
.............\..\clock.map.bpm
.............\..\clock.map.cdb
.............\..\clock.map.ecobp
.............\..\clock.map.hdb
.............\..\clock.map.kpt
.............\..\clock.map.logdb
.............\..\clock.map.qmsg
.............\..\clock.map_bb.cdb
.............\..\clock.map_bb.hdb
.............\..\clock.map_bb.logdb
.............\..\clock.pre_map.cdb
.............\..\clock.pre_map.hdb
.............\..\clock.rtlv.hdb
.............\..\clock.rtlv_sg.cdb
.............\..\clock.rtlv_sg_swap.cdb
.............\..\clock.sgdiff.cdb
.............\..\clock.sgdiff.hdb
.............\..\clock.sld_design_entry.sci
.............\..\clock.sld_design_entry_dsc.sci
.............\..\clock.smart_action.txt
.............\..\clock.syn_hier_info
.............\..\clock.tan.qmsg
.............\..\clock.tis_db_list.ddb
.............\..\logic_util_heursitic.dat
.............\..\lpm_divide_1dm.tdf
.............\..\lpm_divide_45m.tdf
.............\..\prev_cmp_clock.asm.qmsg
.............\..\prev_cmp_clock.fit.qmsg
.............\..\prev_cmp_clock.map.qmsg
.............\..\prev_cmp_clock.qmsg
.............\..\prev_cmp_clock.tan.qmsg
.............\..\sign_div_unsign_bkh.tdf
.............\DE2_NIOS.tcl
.............\incremental_db
.............\..............\compiled_partitions
.............\..............\...................\clock.root_partition.cmp.cdb
.............\..............\...................\clock.root_partition.cmp.dfp
.............\..............\...................\clock.root_partition.cmp.hdb
.............\..............\...................\clock.root_partition.cmp.kpt
.............\..............\...................\clock.root_partition.cmp.logdb
.............\..............\...................\clock.root_partition.cmp.rcfdb
.............\..............\...................\clock.root_partition.cmp.re.rcfdb
.............\..............\...................\clock.root_partition.map.cdb
.............\..............\...................\clock.root_partition.map.dpi
.............\..............\...................\clock.root_partition.map.hdb
.............\..............\...................\clock.root_partition.map.kpt
.............\..............\README
    

CodeBus www.codebus.net