Description: This a good simulation of bit synchronization, and recorded data were entered into, which can be directly used for signal input verilog simulation
To Search:
File list (Check if you may need any files):
weitongbu_datain\timingbit.m
................\receivesource.m
................\rec.txt
................\din.txt
................\qin.txt
................\receivesource.asv
weitongbu_datain
Download