Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Single-port-RAM- Download
 Description: Single-port RAM with a CLR signal
 Downloaders recently: [More information of uploader 赵峰]
 To Search: single port ram
File list (Check if you may need any files):
RAM时序说明
...........\sys_ram_wave1.jpg
...........\time0.JPG
...........\time2.JPG
...........\地址为高阻时的时序图.JPG
...........\地址连续时的时序图.JPG
...........\时序说明.txt
Source
......\db
......\..\altsyncram_f3c1.tdf
......\..\altsyncram_t3d1.tdf
......\..\logic_util_heursitic.dat
......\..\prev_cmp_RAM.qmsg
......\..\RAM.amm.cdb
......\..\RAM.asm.qmsg
......\..\RAM.asm.rdb
......\..\RAM.cbx.xml
......\..\RAM.cmp.bpm
......\..\RAM.cmp.cdb
......\..\RAM.cmp.hdb
......\..\RAM.cmp.kpt
......\..\RAM.cmp.logdb
......\..\RAM.cmp.rdb
......\..\RAM.cmp0.ddb
......\..\RAM.cmp_merge.kpt
......\..\RAM.db_info
......\..\RAM.eda.qmsg
......\..\RAM.fit.qmsg
......\..\RAM.hier_info
......\..\RAM.hif
......\..\RAM.idb.cdb
......\..\RAM.lpc.html
......\..\RAM.lpc.rdb
......\..\RAM.lpc.txt
......\..\RAM.map.bpm
......\..\RAM.map.cdb
......\..\RAM.map.hdb
......\..\RAM.map.kpt
......\..\RAM.map.logdb
......\..\RAM.map.qmsg
......\..\RAM.map_bb.cdb
......\..\RAM.map_bb.hdb
......\..\RAM.map_bb.logdb
......\..\RAM.pre_map.cdb
......\..\RAM.pre_map.hdb
......\..\RAM.rtlv.hdb
......\..\RAM.rtlv_sg.cdb
......\..\RAM.rtlv_sg_swap.cdb
......\..\RAM.sgdiff.cdb
......\..\RAM.sgdiff.hdb
......\..\RAM.sld_design_entry.sci
......\..\RAM.sld_design_entry_dsc.sci
......\..\RAM.smart_action.txt
......\..\RAM.sta.qmsg
......\..\RAM.sta.rdb
......\..\RAM.sta_cmp.8_slow.tdb
......\..\RAM.syn_hier_info
......\..\RAM.tis_db_list.ddb
......\..\RAM.tmw_info
......\greybox_tmp
......\...........\cbx_args.txt
......\incremental_db
......\..............\compiled_partitions
......\..............\...................\RAM.db_info
......\..............\...................\RAM.root_partition.cmp.cbp
......\..............\...................\RAM.root_partition.cmp.cdb
......\..............\...................\RAM.root_partition.cmp.dfp
......\..............\...................\RAM.root_partition.cmp.hdb
......\..............\...................\RAM.root_partition.cmp.kpt
......\..............\...................\RAM.root_partition.cmp.logdb
......\..............\...................\RAM.root_partition.cmp.rcfdb
......\..............\...................\RAM.root_partition.cmp.re.rcfdb
......\..............\...................\RAM.root_partition.map.cbp
......\..............\...................\RAM.root_partition.map.cdb
......\..............\...................\RAM.root_partition.map.dpi
......\..............\...................\RAM.root_partition.map.hdb
......\..............\...................\RAM.root_partition.map.kpt
......\..............\README
......\RAM.asm.rpt
......\RAM.done
......\RAM.eda.rpt
......\RAM.fit.rpt
......\RAM.fit.summary
......\RAM.flow.rpt
......\RAM.map.rpt
......\RAM.map.summary
......\RAM.pin
......\RAM.pof
......\RAM.qpf
......\RAM.qsf
......\RAM.sof
......\RAM.sta.rpt
......\RAM.sta.summary
......\RAM.v
......\RAM.v.bak
......\ram4.bsf
......\RAM4.cmp
......\RAM4.inc
......\RAM4.qip
......\RAM4.v
    

CodeBus www.codebus.net