Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: mimasuo Download
 Description: Digital lock design basic requirements: (1) unlock password is four decimal numbers. (2) Press any key, the system enters a wait state, 0000, at this time if the password input by four key will now add a line of input data line read decimal numbers, the left one previously entered data bit, just add the last bit of input data display, digital read more than 4, only keep the last four the number of inputs When you click the Delete button to remove the number you just entered, the data shifted to the right one, high up 0. If you press the Enter key to read the 4-digit password with the system compared to the right, then unlock, LED show "P", is not correct to show "E", refused to unlock. (3) three consecutive attempts failed to lock into a deadlock state, refused to accept the input, an alarm signal that the "F". 3 minutes to stop the alarm, has returned to normal standby mode, you can re-accept the password.
 Downloaders recently: [More information of uploader 455322325]
 To Search:
File list (Check if you may need any files):
mimasuo\30.v
.......\bianma.bsf
.......\bianma.v
.......\bianma.v.bak
.......\bianma.vwf
.......\db\add_sub_8nh.tdf
.......\..\add_sub_9nh.tdf
.......\..\add_sub_bnh.tdf
.......\..\add_sub_enh.tdf
.......\..\add_sub_fnh.tdf
.......\..\add_sub_njh.tdf
.......\..\add_sub_voh.tdf
.......\..\mimasuo.asm.qmsg
.......\..\mimasuo.cbx.xml
.......\..\mimasuo.cmp.cdb
.......\..\mimasuo.cmp.hdb
.......\..\mimasuo.cmp.logdb
.......\..\mimasuo.cmp.rdb
.......\..\mimasuo.cmp.tdb
.......\..\mimasuo.cmp0.ddb
.......\..\mimasuo.dbp
.......\..\mimasuo.db_info
.......\..\mimasuo.eco.cdb
.......\..\mimasuo.eds_overflow
.......\..\mimasuo.fit.qmsg
.......\..\mimasuo.fnsim.cdb
.......\..\mimasuo.fnsim.hdb
.......\..\mimasuo.fnsim.qmsg
.......\..\mimasuo.hier_info
.......\..\mimasuo.hif
.......\..\mimasuo.map.cdb
.......\..\mimasuo.map.hdb
.......\..\mimasuo.map.logdb
.......\..\mimasuo.map.qmsg
.......\..\mimasuo.pre_map.cdb
.......\..\mimasuo.pre_map.hdb
.......\..\mimasuo.psp
.......\..\mimasuo.pss
.......\..\mimasuo.rtlv.hdb
.......\..\mimasuo.rtlv_sg.cdb
.......\..\mimasuo.rtlv_sg_swap.cdb
.......\..\mimasuo.sgdiff.cdb
.......\..\mimasuo.sgdiff.hdb
.......\..\mimasuo.sim.cvwf
.......\..\mimasuo.sim.hdb
.......\..\mimasuo.sim.qmsg
.......\..\mimasuo.sim.rdb
.......\..\mimasuo.simfam
.......\..\mimasuo.sld_design_entry.sci
.......\..\mimasuo.sld_design_entry_dsc.sci
.......\..\mimasuo.syn_hier_info
.......\..\mimasuo.tan.qmsg
.......\..\mimasuo.tis_db_list.ddb
.......\..\mux_fdc.tdf
.......\..\mux_qbc.tdf
.......\..\prev_cmp_mimasuo.asm.qmsg
.......\..\prev_cmp_mimasuo.fit.qmsg
.......\..\prev_cmp_mimasuo.map.qmsg
.......\..\prev_cmp_mimasuo.qmsg
.......\..\prev_cmp_mimasuo.sim.qmsg
.......\..\prev_cmp_mimasuo.tan.qmsg
.......\..\wed.wsf
.......\fp.bsf
.......\fp.v
.......\fp.v.bak
.......\fp.vwf
.......\fp1.v
.......\hh.bsf
.......\hh.v
.......\hh.v.bak
.......\hh.vwf
.......\led.bsf
.......\led.v
.......\led.v.bak
.......\led.vwf
.......\mimasuo.asm.rpt
.......\mimasuo.bdf
.......\mimasuo.done
.......\mimasuo.fit.rpt
.......\mimasuo.fit.summary
.......\mimasuo.flow.rpt
.......\mimasuo.map.rpt
.......\mimasuo.map.smsg
.......\mimasuo.map.summary
.......\mimasuo.pin
.......\mimasuo.pof
.......\mimasuo.qpf
.......\mimasuo.qsf
.......\mimasuo.qws
.......\mimasuo.sim.rpt
.......\mimasuo.sof
.......\mimasuo.tan.rpt
.......\mimasuo.tan.summary
.......\mimasuo.vwf
.......\xd.bsf
.......\xd.v
.......\xd.vwf
.......\xs.bsf
.......\xs.v
.......\xs.v.bak
    

CodeBus www.codebus.net