Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: djdplj Download
 Description: And other precision frequency standards for measuring the input frequency signal and the input signal, the gate time to measure its
 Downloaders recently: [More information of uploader pighui007]
 To Search:
File list (Check if you may need any files):
djdplj
......\db
......\..\logic_util_heursitic.dat
......\..\plj.asm.qmsg
......\..\plj.asm.rdb
......\..\plj.asm_labs.ddb
......\..\plj.cbx.xml
......\..\plj.cmp.bpm
......\..\plj.cmp.cdb
......\..\plj.cmp.ecobp
......\..\plj.cmp.hdb
......\..\plj.cmp.kpt
......\..\plj.cmp.logdb
......\..\plj.cmp.rdb
......\..\plj.cmp.tdb
......\..\plj.cmp0.ddb
......\..\plj.cmp2.ddb
......\..\plj.cmp_merge.kpt
......\..\plj.db_info
......\..\plj.eco.cdb
......\..\plj.eda.qmsg
......\..\plj.fit.qmsg
......\..\plj.hier_info
......\..\plj.hif
......\..\plj.lpc.html
......\..\plj.lpc.rdb
......\..\plj.lpc.txt
......\..\plj.map.bpm
......\..\plj.map.cdb
......\..\plj.map.ecobp
......\..\plj.map.hdb
......\..\plj.map.kpt
......\..\plj.map.logdb
......\..\plj.map.qmsg
......\..\plj.map_bb.cdb
......\..\plj.map_bb.hdb
......\..\plj.map_bb.logdb
......\..\plj.pre_map.cdb
......\..\plj.pre_map.hdb
......\..\plj.rtlv.hdb
......\..\plj.rtlv_sg.cdb
......\..\plj.rtlv_sg_swap.cdb
......\..\plj.sgdiff.cdb
......\..\plj.sgdiff.hdb
......\..\plj.sld_design_entry.sci
......\..\plj.sld_design_entry_dsc.sci
......\..\plj.smart_action.txt
......\..\plj.syn_hier_info
......\..\plj.tan.qmsg
......\..\plj.tis_db_list.ddb
......\..\plj.tmw_info
......\..\prev_cmp_plj.asm.qmsg
......\..\prev_cmp_plj.eda.qmsg
......\..\prev_cmp_plj.fit.qmsg
......\..\prev_cmp_plj.map.qmsg
......\..\prev_cmp_plj.qmsg
......\..\prev_cmp_plj.tan.qmsg
......\incremental_db
......\..............\compiled_partitions
......\..............\...................\plj.root_partition.cmp.cdb
......\..............\...................\plj.root_partition.cmp.dfp
......\..............\...................\plj.root_partition.cmp.hdb
......\..............\...................\plj.root_partition.cmp.kpt
......\..............\...................\plj.root_partition.cmp.logdb
......\..............\...................\plj.root_partition.cmp.rcfdb
......\..............\...................\plj.root_partition.cmp.re.rcfdb
......\..............\...................\plj.root_partition.map.cdb
......\..............\...................\plj.root_partition.map.dpi
......\..............\...................\plj.root_partition.map.hdb
......\..............\...................\plj.root_partition.map.kpt
......\..............\README
......\plj.asm.rpt
......\plj.done
......\plj.eda.rpt
......\plj.fit.rpt
......\plj.fit.summary
......\plj.flow.rpt
......\plj.map.rpt
......\plj.map.summary
......\plj.pin
......\plj.pof
......\plj.qpf
......\plj.qsf
......\plj.qws
......\plj.sof
......\plj.tan.rpt
......\plj.tan.summary
......\plj.v
......\plj_nativelink_simulation.rpt
......\simulation
......\..........\modelsim
......\..........\........\modelsim.ini
......\..........\........\msim_transcript
......\..........\........\plj.sft
......\..........\........\plj.vo
......\..........\........\plj.vt
......\..........\........\plj.vt.bak
......\..........\........\plj_modelsim.xrf
......\..........\........\plj_run_msim_rtl_verilog.do
......\..........\........\plj_v.sdo
    

CodeBus www.codebus.net