Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: digital-clock-design Download
 Description: The VHDL language of the digital clock design procedures, including source code and the waveform simulation, but also the circuit design.
 To Search:
File list (Check if you may need any files):
源代码+波形仿真+顶层电路设计图\alarm.vhd
..............................\alarm.vwf
..............................\clk.vhd
..............................\clk.vwf
..............................\hour.vhd
..............................\hour.vwf
..............................\minute.vhd
..............................\minute.vwf
..............................\second.vhd
..............................\second.vwf
..............................\timer.bdf
源代码+波形仿真+顶层电路设计图
    

CodeBus www.codebus.net