Description: Share digital filter FPGA implementation based on Verilog hardware description language, if you want to achieve in the FPGA, will be very useful oh
To Search:
File list (Check if you may need any files):
c6
..\6-18
..\....\iir_pipeline.v
..\6-20
..\....\iir_par.v
..\6-23
..\....\rrc_128.coe
..\6-4
..\...\FIR_lowpass.v
..\6-5
..\...\mult.xco
..\...\ser_fir.v
..\6-6
..\...\fir.v
..\...\mult.xco
Download