Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dds1 Download
 Description: DDS design of the original program, sub-file contains the adder, flip-flops, RAM, and other modules designed to achieve a simple simulation
 Downloaders recently: [More information of uploader kofmail1574]
 To Search:
File list (Check if you may need any files):
dds1\75862220DDS\DDS\DDS.bdf
....\...........\...\DDS.cdf
....\...........\...\DDS.cmp.rpt
....\...........\...\DDS.done
....\...........\...\DDS.dpf
....\...........\...\DDS.fit.eqn
....\...........\...\DDS.fit.smsg
....\...........\...\DDS.fit.summary
....\...........\...\DDS.map.eqn
....\...........\...\DDS.map.summary
....\...........\...\DDS.pin
....\...........\...\DDS.pof
....\...........\...\DDS.qpf
....\...........\...\DDS.qsf
....\...........\...\DDS.sof
....\...........\...\DDS.tan.summary
....\...........\...\DDS.vwf
....\...........\...\dds256.mif
....\...........\...\DDS_assignment_defaults.qdf
....\...........\...\dds_rom.bsf
....\...........\...\dds_rom.inc
....\...........\...\dds_rom.tdf
....\...........\...\dff0.bsf
....\...........\...\dff0.vhd
....\...........\...\dff1.bsf
....\...........\...\dff1.vhd
....\...........\...\dffin.bsf
....\...........\...\dffin.vhd
....\...........\...\ftwin.bsf
....\...........\...\ftwin.vhd
....\...........\...\lpm_add_sub0.bsf
....\...........\...\lpm_add_sub0.inc
....\...........\...\lpm_add_sub0.tdf
....\...........\...\db\add_sub_pjg.tdf
....\...........\...\..\add_sub_sig.tdf
....\...........\...\..\altsyncram_hv21.tdf
....\...........\...\..\altsyncram_ku21.tdf
....\...........\...\..\DDS.asm.qmsg
....\...........\...\..\DDS.eco.cdb
....\...........\...\..\DDS.sim.vwf
....\...........\...\..\DDS.tan.qmsg
....\...........\...\..\wed.wsf
....\...........\...\..\wed.zsf
....\...........\...\..\DDS.db_info
....\...........\...\..\DDS.tmw_info
....\...........\...\..\prev_cmp_DDS.map.qmsg
....\...........\...\..\DDS.fit.qmsg
....\...........\...\..\DDS_global_asgn_op.abo
....\...........\...\..\DDS.cmp.kpt
....\...........\...\..\prev_cmp_DDS.qmsg
....\...........\...\..\DDS.sld_design_entry.sci
....\...........\...\..\DDS.eds_overflow
....\...........\...\..\DDS.cbx.xml
....\...........\...\..\DDS.hif
....\...........\...\..\DDS.hier_info
....\...........\...\..\DDS.syn_hier_info
....\...........\...\..\prev_cmp_DDS.sim.qmsg
....\...........\...\..\DDS.sim.qmsg
....\...........\...\..\DDS.sim.hdb
....\...........\...\..\DDS.sim.cvwf
....\...........\...\..\DDS.sim.rdb
....\...........\...\..\prev_cmp_DDS.fit.qmsg
....\...........\...\..\prev_cmp_DDS.asm.qmsg
....\...........\...\..\prev_cmp_DDS.tan.qmsg
....\...........\...\..\DDS.map.qmsg
....\...........\...\..\DDS.rtlv_sg.cdb
....\...........\...\..\DDS.rtlv.hdb
....\...........\...\..\DDS.rtlv_sg_swap.cdb
....\...........\...\..\DDS.lpc.txt
....\...........\...\..\DDS.lpc.html
....\...........\...\..\DDS.lpc.rdb
....\...........\...\..\DDS.pre_map.hdb
....\...........\...\..\DDS.pre_map.cdb
....\...........\...\..\DDS.map.logdb
....\...........\...\..\DDS.sgdiff.cdb
....\...........\...\..\DDS.sgdiff.hdb
....\...........\...\..\DDS.sld_design_entry_dsc.sci
....\...........\...\..\DDS.map.cdb
....\...........\...\..\DDS.map.hdb
....\...........\...\..\DDS.cmp.rdb
....\...........\...\..\DDS.tis_db_list.ddb
....\...........\...\incremental_db\compiled_partitions\DDS.root_partition.map.kpt
....\...........\...\..............\README
....\...........\...\DDS.fit.rpt
....\...........\...\DDS.asm.rpt
....\...........\...\DDS.tan.rpt
....\...........\...\DDS.sim.rpt
....\...........\...\DDS.map.rpt
....\...........\...\DDS.flow.rpt
....\...........\...\DDS.qws
....\dds\adder10b.vhd
....\...\adder32b.vhd
....\...\dds.sof
....\...\dds_vhdl.cdf
....\...\dds_vhdl.done
....\...\dds_vhdl.dpf
....\...\dds_vhdl.fit.smsg
....\...\dds_vhdl.fit.summary
....\...\dds_vhdl.map.summary
....\...\dds_vhdl.pin
    

CodeBus www.codebus.net