Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cnt10 Download
 Description: Designed with an asynchronous reset, enable and synchronous count-based pre-decimal counter. With five input (CLK, RST, EN, LOAD, DATA). Input clock signal CLK RST play the role of an asynchronous reset, RST = 0, reset EN clock is enabled, EN = 1, to allow loading or count LOAD is the data load control, LOAD = 0, load data to the internal register DATA is a 4-bit parallel loading of data. There are two output ports (DOUT and COUT). DOUT bit width is 4, the output count value from 0 to 9 COUT is the output carry flag, bit width is 1, when DOUT is a high level pulse output 9
 Downloaders recently: [More information of uploader 38217735]
 To Search:
File list (Check if you may need any files):
cnt10\.sopc_builder\filters.xml
.....\CNT10.asm.rpt
.....\CNT10.done
.....\CNT10.fit.rpt
.....\CNT10.fit.smsg
.....\CNT10.fit.summary
.....\CNT10.flow.rpt
.....\CNT10.map.rpt
.....\CNT10.map.summary
.....\CNT10.pin
.....\CNT10.pof
.....\CNT10.qpf
.....\CNT10.qsf
.....\CNT10.qws
.....\CNT10.sim.rpt
.....\CNT10.sof
.....\CNT10.tan.rpt
.....\CNT10.tan.summary
.....\CNT10.v
.....\CNT10.vwf
.....\db\CNT10.asm.qmsg
.....\..\CNT10.asm.rdb
.....\..\CNT10.cbx.xml
.....\..\CNT10.cmp.bpm
.....\..\CNT10.cmp.cdb
.....\..\CNT10.cmp.ecobp
.....\..\CNT10.cmp.hdb
.....\..\CNT10.cmp.kpt
.....\..\CNT10.cmp.logdb
.....\..\CNT10.cmp.rdb
.....\..\CNT10.cmp.tdb
.....\..\CNT10.cmp0.ddb
.....\..\CNT10.cmp_merge.kpt
.....\..\CNT10.db_info
.....\..\CNT10.eco.cdb
.....\..\CNT10.eds_overflow
.....\..\CNT10.fit.qmsg
.....\..\CNT10.hier_info
.....\..\CNT10.hif
.....\..\CNT10.lpc.html
.....\..\CNT10.lpc.rdb
.....\..\CNT10.lpc.txt
.....\..\CNT10.map.bpm
.....\..\CNT10.map.cdb
.....\..\CNT10.map.ecobp
.....\..\CNT10.map.hdb
.....\..\CNT10.map.kpt
.....\..\CNT10.map.logdb
.....\..\CNT10.map.qmsg
.....\..\CNT10.map_bb.cdb
.....\..\CNT10.map_bb.hdb
.....\..\CNT10.map_bb.logdb
.....\..\CNT10.pre_map.cdb
.....\..\CNT10.pre_map.hdb
.....\..\CNT10.rtlv.hdb
.....\..\CNT10.rtlv_sg.cdb
.....\..\CNT10.rtlv_sg_swap.cdb
.....\..\CNT10.sgdiff.cdb
.....\..\CNT10.sgdiff.hdb
.....\..\CNT10.sim.cvwf
.....\..\CNT10.sim.hdb
.....\..\CNT10.sim.qmsg
.....\..\CNT10.sim.rdb
.....\..\CNT10.sld_design_entry.sci
.....\..\CNT10.sld_design_entry_dsc.sci
.....\..\CNT10.smart_action.txt
.....\..\CNT10.syn_hier_info
.....\..\CNT10.tan.qmsg
.....\..\CNT10.tis_db_list.ddb
.....\..\CNT10.tmw_info
.....\..\logic_util_heursitic.dat
.....\..\prev_cmp_CNT10.asm.qmsg
.....\..\prev_cmp_CNT10.fit.qmsg
.....\..\prev_cmp_CNT10.map.qmsg
.....\..\prev_cmp_CNT10.qmsg
.....\..\prev_cmp_CNT10.sim.qmsg
.....\..\prev_cmp_CNT10.tan.qmsg
.....\..\wed.wsf
.....\incremental_db\compiled_partitions\CNT10.root_partition.cmp.cdb
.....\..............\...................\CNT10.root_partition.cmp.dfp
.....\..............\...................\CNT10.root_partition.cmp.hdb
.....\..............\...................\CNT10.root_partition.cmp.kpt
.....\..............\...................\CNT10.root_partition.cmp.logdb
.....\..............\...................\CNT10.root_partition.cmp.rcfdb
.....\..............\...................\CNT10.root_partition.cmp.re.rcfdb
.....\..............\...................\CNT10.root_partition.map.cdb
.....\..............\...................\CNT10.root_partition.map.dpi
.....\..............\...................\CNT10.root_partition.map.hdb
.....\..............\...................\CNT10.root_partition.map.kpt
.....\..............\README
.....\sopc_builder_log.txt
.....\incremental_db\compiled_partitions
.....\.sopc_builder
.....\db
.....\incremental_db
cnt10
    

CodeBus www.codebus.net