Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: gray Download
 Description: Based on Verilog, GRAY counter. And test files, the files in the simulation of the top pieces of the file.
 Downloaders recently: [More information of uploader 09121958]
 To Search:
File list (Check if you may need any files):
gray\db\gray.asm.qmsg
....\..\gray.cbx.xml
....\..\gray.cmp.bpm
....\..\gray.cmp.cdb
....\..\gray.cmp.ecobp
....\..\gray.cmp.hdb
....\..\gray.cmp.logdb
....\..\gray.cmp.rdb
....\..\gray.cmp.tdb
....\..\gray.cmp0.ddb
....\..\gray.db_info
....\..\gray.eco.cdb
....\..\gray.eda.qmsg
....\..\gray.fit.qmsg
....\..\gray.hier_info
....\..\gray.hif
....\..\gray.map.bpm
....\..\gray.map.cdb
....\..\gray.map.ecobp
....\..\gray.map.hdb
....\..\gray.map.logdb
....\..\gray.map.qmsg
....\..\gray.map_bb.cdb
....\..\gray.map_bb.hdb
....\..\gray.map_bb.hdbx
....\..\gray.map_bb.logdb
....\..\gray.pre_map.cdb
....\..\gray.pre_map.hdb
....\..\gray.psp
....\..\gray.root_partition.cmp.atm
....\..\gray.root_partition.cmp.dfp
....\..\gray.root_partition.cmp.hdbx
....\..\gray.root_partition.cmp.logdb
....\..\gray.root_partition.cmp.rcf
....\..\gray.root_partition.map.atm
....\..\gray.root_partition.map.hdbx
....\..\gray.root_partition.map.info
....\..\gray.rtlv.hdb
....\..\gray.rtlv_sg.cdb
....\..\gray.rtlv_sg_swap.cdb
....\..\gray.sgdiff.cdb
....\..\gray.sgdiff.hdb
....\..\gray.signalprobe.cdb
....\..\gray.sld_design_entry.sci
....\..\gray.sld_design_entry_dsc.sci
....\..\gray.syn_hier_info
....\..\gray.tan.qmsg
....\..\gray.tis_db_list.ddb
....\..\prev_cmp_gray.asm.qmsg
....\..\prev_cmp_gray.eda.qmsg
....\..\prev_cmp_gray.fit.qmsg
....\..\prev_cmp_gray.map.qmsg
....\..\prev_cmp_gray.qmsg
....\..\prev_cmp_gray.tan.qmsg
....\gray.asm.rpt
....\gray.done
....\gray.eda.rpt
....\gray.fit.rpt
....\gray.fit.smsg
....\gray.fit.summary
....\gray.flow.rpt
....\gray.map.rpt
....\gray.map.summary
....\gray.pin
....\gray.pof
....\gray.qpf
....\gray.qsf
....\gray.qws
....\gray.sof
....\gray.tan.rpt
....\gray.tan.summary
....\gray.v
....\gray.v.bak
....\simulation\modelsim\altera_mf.v
....\..........\........\cyclone_atoms.v
....\..........\........\gray.cr.mti
....\..........\........\gray.mpf
....\..........\........\gray.sft
....\..........\........\gray.vo
....\..........\........\gray_modelsim.xrf
....\..........\........\gray_v.sdo
....\..........\........\top.v
....\..........\........\vsim.wlf
....\..........\........\work\@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s\verilog.asm
....\..........\........\....\..........................................\_primary.dat
....\..........\........\....\..........................................\_primary.vhd
....\..........\........\....\.c@y@c@l@o@n@e_@p@r@i@m_@d@f@f@e\verilog.asm
....\..........\........\....\................................\_primary.dat
....\..........\........\....\................................\_primary.vhd
....\..........\........\....\.m@f_pll_reg\verilog.asm
....\..........\........\....\............\_primary.dat
....\..........\........\....\............\_primary.vhd
....\..........\........\....\.....ram7x20_syn\verilog.asm
....\..........\........\....\................\_primary.dat
....\..........\........\....\................\_primary.vhd
....\..........\........\....\.....stratixii_pll\verilog.asm
....\..........\........\....\..................\_primary.dat
....\..........\........\....\..................\_primary.vhd
....\..........\........\....\............_pll\verilog.asm
....\..........\........\....\................\_primary.dat
    

CodeBus www.codebus.net