Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianziqing Download
 Description: This is a hardware keyboard on how to design the program, which is a complete program, the language used is VHDL, to complete the basic functions of the hardware keyboard.
 Downloaders recently: [More information of uploader lmkpengyou]
 To Search:
  • [UART] - FPGA' s UART program, very good, deta
  • [FPGA_SSI] - Verilog code in the document of the FPGA
File list (Check if you may need any files):
硬件电子琴电路设计\db\altsyncram_dvk.tdf
..................\..\TOP.asm.qmsg
..................\..\TOP.cbx.xml
..................\..\TOP.cmp.cdb
..................\..\TOP.cmp.hdb
..................\..\TOP.cmp.qrpt
..................\..\TOP.cmp.rdb
..................\..\TOP.cmp.tdb
..................\..\TOP.cmp0.ddb
..................\..\TOP.dbp
..................\..\TOP.db_info
..................\..\TOP.eco.cdb
..................\..\TOP.eds_overflow
..................\..\TOP.fit.qmsg
..................\..\TOP.hier_info
..................\..\TOP.hif
..................\..\TOP.map.cdb
..................\..\TOP.map.hdb
..................\..\TOP.map.qmsg
..................\..\TOP.pre_map.cdb
..................\..\TOP.pre_map.hdb
..................\..\TOP.psp
..................\..\TOP.rtlv.hdb
..................\..\TOP.rtlv_sg.cdb
..................\..\TOP.rtlv_sg_swap.cdb
..................\..\TOP.sgdiff.cdb
..................\..\TOP.sgdiff.hdb
..................\..\TOP.signalprobe.cdb
..................\..\TOP.sim.hdb
..................\..\TOP.sim.qmsg
..................\..\TOP.sim.qrpt
..................\..\TOP.sim.rdb
..................\..\TOP.sld_design_entry.sci
..................\..\TOP.sld_design_entry_dsc.sci
..................\..\TOP.syn_hier_info
..................\..\TOP.tan.qmsg
..................\..\TOP0.rtl.mif
..................\lgw\choice.asm.rpt
..................\...\choice.done
..................\...\choice.fit.eqn
..................\...\choice.fit.rpt
..................\...\choice.fit.summary
..................\...\choice.flow.rpt
..................\...\choice.map.eqn
..................\...\choice.map.rpt
..................\...\choice.map.summary
..................\...\choice.pin
..................\...\choice.pof
..................\...\choice.qpf
..................\...\choice.qsf
..................\...\choice.qws
..................\...\choice.sim.rpt
..................\...\choice.sof
..................\...\choice.tan.rpt
..................\...\choice.tan.summary
..................\...\choice.vhd
..................\...\choice.vwf
..................\...\db\choice.asm.qmsg
..................\...\..\choice.cbx.xml
..................\...\..\choice.cmp.cdb
..................\...\..\choice.cmp.hdb
..................\...\..\choice.cmp.qrpt
..................\...\..\choice.cmp.rdb
..................\...\..\choice.cmp.tdb
..................\...\..\choice.cmp0.ddb
..................\...\..\choice.dbp
..................\...\..\choice.db_info
..................\...\..\choice.eco.cdb
..................\...\..\choice.eds_overflow
..................\...\..\choice.fit.qmsg
..................\...\..\choice.hier_info
..................\...\..\choice.hif
..................\...\..\choice.map.cdb
..................\...\..\choice.map.hdb
..................\...\..\choice.map.qmsg
..................\...\..\choice.pre_map.cdb
..................\...\..\choice.pre_map.hdb
..................\...\..\choice.psp
..................\...\..\choice.rpp.qmsg
..................\...\..\choice.rtlv.hdb
..................\...\..\choice.rtlv_sg.cdb
..................\...\..\choice.rtlv_sg_swap.cdb
..................\...\..\choice.sgate.rvd
..................\...\..\choice.sgate_sm.rvd
..................\...\..\choice.sgdiff.cdb
..................\...\..\choice.sgdiff.hdb
..................\...\..\choice.signalprobe.cdb
..................\...\..\choice.sim.hdb
..................\...\..\choice.sim.qmsg
..................\...\..\choice.sim.rdb
..................\...\..\choice.sld_design_entry.sci
..................\...\..\choice.sld_design_entry_dsc.sci
..................\...\..\choice.syn_hier_info
..................\...\..\choice.tan.qmsg
..................\TOP.asm.rpt
..................\TOP.done
..................\TOP.fit.eqn
..................\TOP.fit.rpt
..................\TOP.fit.summary
..................\TOP.flow.rpt
    

CodeBus www.codebus.net