Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzizhong Download
 Description: This is about the design using VHDL, digital clock out of the program, to achieve the most basic functions, for people who want to learn VHDL language, it is a good practice example.
 Downloaders recently: [More information of uploader lmkpengyou]
 To Search:
File list (Check if you may need any files):
李光伟的课设(数字钟)\alert.vhd
......................\clk_div1000.vhd
......................\clk_div2.vhd
......................\clock.vhd
......................\db\f_clock.asm.qmsg
......................\..\f_clock.cbx.xml
......................\..\f_clock.cmp.cdb
......................\..\f_clock.cmp.hdb
......................\..\f_clock.cmp.qrpt
......................\..\f_clock.cmp.rdb
......................\..\f_clock.cmp.tdb
......................\..\f_clock.cmp0.ddb
......................\..\f_clock.dbp
......................\..\f_clock.db_info
......................\..\f_clock.eco.cdb
......................\..\f_clock.fit.qmsg
......................\..\f_clock.hier_info
......................\..\f_clock.hif
......................\..\f_clock.map.cdb
......................\..\f_clock.map.hdb
......................\..\f_clock.map.qmsg
......................\..\f_clock.pre_map.cdb
......................\..\f_clock.pre_map.hdb
......................\..\f_clock.psp
......................\..\f_clock.rpp.qmsg
......................\..\f_clock.rtlv.hdb
......................\..\f_clock.rtlv_sg.cdb
......................\..\f_clock.rtlv_sg_swap.cdb
......................\..\f_clock.sgate.rvd
......................\..\f_clock.sgate_sm.rvd
......................\..\f_clock.sgdiff.cdb
......................\..\f_clock.sgdiff.hdb
......................\..\f_clock.signalprobe.cdb
......................\..\f_clock.sld_design_entry.sci
......................\..\f_clock.sld_design_entry_dsc.sci
......................\..\f_clock.syn_hier_info
......................\..\f_clock.tan.qmsg
......................\display.vhd
......................\f_clock.asm.rpt
......................\f_clock.cdf
......................\f_clock.done
......................\f_clock.fit.eqn
......................\f_clock.fit.rpt
......................\f_clock.fit.summary
......................\f_clock.flow.rpt
......................\f_clock.map.eqn
......................\f_clock.map.rpt
......................\f_clock.map.summary
......................\f_clock.pin
......................\f_clock.pof
......................\f_clock.qpf
......................\f_clock.qsf
......................\f_clock.qws
......................\f_clock.sof
......................\f_clock.tan.rpt
......................\f_clock.tan.summary
......................\f_clock.vhd
......................\hour24h.vhd
......................\miniute60m.vhd
......................\run.vhd
......................\second60s.vhd
......................\serv_req_info.txt
......................\db
李光伟的课设(数字钟)
    

CodeBus www.codebus.net