Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LCD_CLOCK Download
 Description: 1602 LCD display with digital electronic clock, and the key switch can be used to adjust the time, date, week.
 Downloaders recently: [More information of uploader zhou_hang1987]
 To Search: clock LCD VHDL
  • [C2] - Function more complete VHDL-based design
  • [LCD] - 12864 multi-function LCD electronic cloc
  • [lcd_time] - A VHDL-based design of multi-functional
  • [clock_vhdl] - Using quartus ii the development of elec
File list (Check if you may need any files):
LCD_CLOCK\db\add_sub_lkc.tdf
.........\..\add_sub_mkc.tdf
.........\..\altsyncram_amv.tdf
.........\..\altsyncram_bmv.tdf
.........\..\altsyncram_cmv.tdf
.........\..\altsyncram_pbv.tdf
.........\..\altsyncram_qbv.tdf
.........\..\altsyncram_rbv.tdf
.........\..\altsyncram_rsu.tdf
.........\..\altsyncram_sbv.tdf
.........\..\altsyncram_ssu.tdf
.........\..\altsyncram_tbv.tdf
.........\..\altsyncram_tsu.tdf
.........\..\altsyncram_usu.tdf
.........\..\altsyncram_vsu.tdf
.........\..\alt_u_div_c5f.tdf
.........\..\alt_u_div_g2f.tdf
.........\..\alt_u_div_i2f.tdf
.........\..\alt_u_div_mve.tdf
.........\..\alt_u_div_o2f.tdf
.........\..\LCD_CLOCK.asm.qmsg
.........\..\LCD_CLOCK.asm_labs.ddb
.........\..\LCD_CLOCK.cbx.xml
.........\..\LCD_CLOCK.cmp.bpm
.........\..\LCD_CLOCK.cmp.cdb
.........\..\LCD_CLOCK.cmp.ecobp
.........\..\LCD_CLOCK.cmp.hdb
.........\..\LCD_CLOCK.cmp.logdb
.........\..\LCD_CLOCK.cmp.rdb
.........\..\LCD_CLOCK.cmp.tdb
.........\..\LCD_CLOCK.cmp0.ddb
.........\..\LCD_CLOCK.cmp_bb.cdb
.........\..\LCD_CLOCK.cmp_bb.hdb
.........\..\LCD_CLOCK.cmp_bb.logdb
.........\..\LCD_CLOCK.cmp_bb.rcf
.........\..\LCD_CLOCK.dbp
.........\..\LCD_CLOCK.db_info
.........\..\LCD_CLOCK.eco.cdb
.........\..\LCD_CLOCK.fit.qmsg
.........\..\LCD_CLOCK.hier_info
.........\..\LCD_CLOCK.hif
.........\..\LCD_CLOCK.map.bpm
.........\..\LCD_CLOCK.map.cdb
.........\..\LCD_CLOCK.map.ecobp
.........\..\LCD_CLOCK.map.hdb
.........\..\LCD_CLOCK.map.logdb
.........\..\LCD_CLOCK.map.qmsg
.........\..\LCD_CLOCK.map_bb.cdb
.........\..\LCD_CLOCK.map_bb.hdb
.........\..\LCD_CLOCK.map_bb.logdb
.........\..\LCD_CLOCK.merge.qmsg
.........\..\LCD_CLOCK.pre_map.cdb
.........\..\LCD_CLOCK.pre_map.hdb
.........\..\LCD_CLOCK.psp
.........\..\LCD_CLOCK.pss
.........\..\LCD_CLOCK.rtlv.hdb
.........\..\LCD_CLOCK.rtlv_sg.cdb
.........\..\LCD_CLOCK.rtlv_sg_swap.cdb
.........\..\LCD_CLOCK.sgdiff.cdb
.........\..\LCD_CLOCK.sgdiff.hdb
.........\..\LCD_CLOCK.signalprobe.cdb
.........\..\LCD_CLOCK.sld_design_entry.sci
.........\..\LCD_CLOCK.sld_design_entry_dsc.sci
.........\..\LCD_CLOCK.smp_dump.txt
.........\..\LCD_CLOCK.syn_hier_info
.........\..\LCD_CLOCK.tan.qmsg
.........\..\LCD_CLOCK0.rtl.mif
.........\..\LCD_CLOCK1.rtl.mif
.........\..\LCD_CLOCK2.rtl.mif
.........\..\LCD_CLOCK3.rtl.mif
.........\..\LCD_CLOCK4.rtl.mif
.........\..\lpm_divide_0dm.tdf
.........\..\lpm_divide_35m.tdf
.........\..\lpm_divide_dem.tdf
.........\..\lpm_divide_h6m.tdf
.........\..\lpm_divide_k6m.tdf
.........\..\lpm_divide_rfm.tdf
.........\..\lpm_divide_u7m.tdf
.........\..\sign_div_unsign_5nh.tdf
.........\..\sign_div_unsign_akh.tdf
.........\..\sign_div_unsign_nlh.tdf
.........\..\sign_div_unsign_olh.tdf
.........\..\sign_div_unsign_rlh.tdf
.........\LCD_CLOCK.asm.rpt
.........\LCD_CLOCK.cdf
.........\LCD_CLOCK.done
.........\LCD_CLOCK.dpf
.........\LCD_CLOCK.fit.rpt
.........\LCD_CLOCK.fit.smsg
.........\LCD_CLOCK.fit.summary
.........\LCD_CLOCK.flow.rpt
.........\LCD_CLOCK.map.rpt
.........\LCD_CLOCK.map.smsg
.........\LCD_CLOCK.map.summary
.........\LCD_CLOCK.merge.rpt
.........\LCD_CLOCK.pin
.........\LCD_CLOCK.pof
.........\LCD_CLOCK.qpf
.........\LCD_CLOCK.qsf
.........\LCD_CLOCK.qws
    

CodeBus www.codebus.net