Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 7segment Download
 Description: SPartan3E development board in the 7-segment driver for beginners
 Downloaders recently: [More information of uploader 251524407]
 To Search:
  • [CyCloneIII_VGA] - Based CycloneIII EP3C25 VGA display unde
  • [EDA] - ADC0809 sampling control circuit and EDA
File list (Check if you may need any files):
7segment\7segment.gise
........\7segment.ise
........\7segment.ntrc_log
........\7segment.xise
........\7segment_pa.log
........\.........xdb\cst.xbcd
........\............\tmp\ise\version
........\............\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
........\............\...\...\............\..................\.........\HDProject_StrTbl
........\............\...\...\............\..................\__stored_object_table__
........\............\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
........\............\...\...\............\.........\.......\RunOnce_tcl_StrTbl
........\............\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
........\............\...\...\............\................\................\dpm_project_main_StrTbl
........\............\...\...\............\................Gui\CViewSelector
........\............\...\...\............\...................\CViewSelector_StrTbl
........\............\...\...\............\...................\File-SynthesisOnly
........\............\...\...\............\...................\File-SynthesisOnly_StrTbl
........\............\...\...\............\...................\Library-SynthesisOnly
........\............\...\...\............\...................\Library-SynthesisOnly_StrTbl
........\............\...\...\............\...................\Process-SynthesisOnly-
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_UCF_StrTbl
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE
........\............\...\...\............\...................\Process-SynthesisOnly-DESUT_VHDL_ARCHITECTURE_StrTbl
........\............\...\...\............\...................\Process-SynthesisOnly-_StrTbl
........\............\...\...\............\...................\Source-SynthesisOnly-AutoCompile
........\............\...\...\............\...................\Source-SynthesisOnly-AutoCompile_StrTbl
........\............\...\...\............\xreport\Gc_RvReportViewer-Current-Module
........\............\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-clk7seg_top
........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-clk7seg_top_StrTbl
........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
........\............\...\...\..REGISTRY__\Autonym\regkeys
........\............\...\...\............\bitgen\regkeys
........\............\...\...\............\...init\regkeys
........\............\...\...\............\common\regkeys
........\............\...\...\............\.pldfit\regkeys
........\............\...\...\............\dumpngdio\regkeys
........\............\...\...\............\ExpandedNetlistEngine\regkeys
........\............\...\...\............\fuse\regkeys
........\............\...\...\............\HierarchicalDesign\HDProject\regkeys
........\............\...\...\............\..................\regkeys
........\............\...\...\............\hprep6\regkeys
........\............\...\...\............\idem\regkeys
........\............\...\...\............\libgen\regkeys
........\............\...\...\............\map\regkeys
........\............\...\...\............\netgen\regkeys
........\............\...\...\............\.gc2edif\regkeys
........\............\...\...\............\...build\regkeys
........\............\...\...\............\..dbuild\regkeys
........\............\...\...\............\par\regkeys
........\............\...\...\............\.latgen\regkeys
........\............\...\...\............\ProjectNavigator\regkeys
........\............\...\...\............\................11\regkeys
........\............\...\...\............\................Gui\regkeys
.....

CodeBus www.codebus.net