Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: example3 Download
 Description: Add/down counter: The program implementation is a plus/minus 8 binary counter
 Downloaders recently: [More information of uploader zhongqioubing]
 To Search:
File list (Check if you may need any files):
example3\counter.asm.rpt
........\counter.cdf
........\counter.done
........\counter.dpf
........\counter.fit.rpt
........\counter.fit.smsg
........\counter.fit.summary
........\counter.flow.rpt
........\counter.map.rpt
........\counter.map.summary
........\counter.pin
........\counter.pof
........\counter.qpf
........\counter.qsf
........\counter.qws
........\counter.tan.rpt
........\counter.tan.summary
........\counter.vhd
........\实验说明.txt
........\db
example3
    

CodeBus www.codebus.net