Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LIP6911CORE_dct_4 Download
 Description: DCT Verilog source code
 Downloaders recently: [More information of uploader joneychen12]
 To Search: dct vhdl
  • [DCT] - altera fpga verilog design table DCT-bas
  • [201091315215360] - LAN Monitoring Personal Emergency source
  • [W27jlchongdianqi] - This is a 12V to the battery charger on
File list (Check if you may need any files):
db\add_sub_d9g.tdf
..\altsyncram_cjj.tdf
..\bench_top.cmp.rdb
..\bench_top.db_info
..\bench_top.eco.cdb
..\bench_top.hier_info
..\bench_top.hif
..\bench_top.map.hdb
..\bench_top.map.qmsg
..\bench_top.pre_map.hdb
..\bench_top.psp
..\bench_top.rtlv.hdb
.quan\cmp_state.ini
.....\dquan.flow.rpt
.....\dquan.map.rpt
.....\dquan.map.summary
.....\dquan.qpf
.....\dquan.qsf
.....\dquan.qws
.....\.b\dquan.cmp.rdb
.....\..\dquan.db_info
.....\..\dquan.eco.cdb
.....\..\dquan.hif
.....\..\dquan.map.hdb
.....\..\dquan.map.qmsg
.....\..\dquan.sld_design_entry.sci
.....\..\dquan.sld_design_entry_dsc.sci
.....\..\dquan_cmp.qrpt
simulation\modelsim\dct_syn.vo
..........\........\dct_syn_modelsim.xrf
..........\........\dct_syn_v.sdo
timing\primetime\dct_syn.vo
......\.........\dct_syn_pt_v.tcl
......\.........\dct_syn_v.sdo
bench_top.qpf
bench_top.v
bench_top.flow.rpt
bench_top.map.rpt
bench_top.map.summary
bench_top.qsf
bench_top.qws
cmp_state.ini
dct.v
dct_cos_table.v
dct_mac.v
dct_syn.qpf
dct_syn.v
dct_syn.asm.rpt
dct_syn.done
dct_syn.eda.rpt
dct_syn.fit.rpt
dct_syn.fit.eqn
dct_syn.fit.summary
dct_syn.flow.rpt
dct_syn.map.rpt
dct_syn.map.eqn
dct_syn.map.summary
dct_syn.pin
dct_syn.qsf
dct_syn.qws
dct_syn.sim.rpt
dct_syn.tan.rpt
dct_syn.tan.summary
dctu.v
dctub.v
dquan.v
fdct.v
quan.v
timescale.v
zigzag.v
dquan\db
simulation\modelsim
timing\primetime
db
dquan
simulation
timing
    

CodeBus www.codebus.net