Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: coded-lock Download
 Description: Design is a digital safe lock control circuit. First, the main problem is security, that is unlocking the password is likely to crack as small as possible followed by ease of operation, unlocking procedure but in the complex. There are also some special requirements, such as preset and change the password, enter the wrong password several times should start alarm system, the user dialed the wrong number dial the number when the original clear redial, segment display, etc..
 To Search:
  • [Verilog-HDL] - A good book on Verilog HDL, I hope be us
  • [Verilog] - Verilog tutorial, easy to learn, easy to
File list (Check if you may need any files):
coded lock.doc
    

CodeBus www.codebus.net