Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CNT10 Download
  • Category:
  • VHDL-FPGA-Verilog
  • Tags:
  • File Size:
  • 197kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • lgbk
 Description: Decimal counter, asynchronous reset, synchronous clear function, simple and easy, by timing verification.
 Downloaders recently: [More information of uploader lgbk]
 To Search:
File list (Check if you may need any files):
CNT10\CNT10.asm.rpt
.....\CNT10.done
.....\CNT10.fit.rpt
.....\CNT10.fit.smsg
.....\CNT10.fit.summary
.....\CNT10.flow.rpt
.....\CNT10.hexout
.....\CNT10.map.rpt
.....\CNT10.map.summary
.....\CNT10.pin
.....\CNT10.pof
.....\CNT10.qpf
.....\CNT10.qsf
.....\CNT10.qws
.....\CNT10.sim.rpt
.....\CNT10.sof
.....\CNT10.tan.rpt
.....\CNT10.tan.summary
.....\CNT10.vhd
.....\CNT10.vwf
.....\db\CNT10.asm.qmsg
.....\..\CNT10.asm_labs.ddb
.....\..\CNT10.cbx.xml
.....\..\CNT10.cmp.cdb
.....\..\CNT10.cmp.hdb
.....\..\CNT10.cmp.kpt
.....\..\CNT10.cmp.logdb
.....\..\CNT10.cmp.rdb
.....\..\CNT10.cmp.tdb
.....\..\CNT10.cmp0.ddb
.....\..\CNT10.cmp2.ddb
.....\..\CNT10.dbp
.....\..\CNT10.db_info
.....\..\CNT10.eco.cdb
.....\..\CNT10.eds_overflow
.....\..\CNT10.fit.qmsg
.....\..\CNT10.hier_info
.....\..\CNT10.hif
.....\..\CNT10.map.cdb
.....\..\CNT10.map.hdb
.....\..\CNT10.map.logdb
.....\..\CNT10.map.qmsg
.....\..\CNT10.pre_map.cdb
.....\..\CNT10.pre_map.hdb
.....\..\CNT10.psp
.....\..\CNT10.rtlv.hdb
.....\..\CNT10.rtlv_sg.cdb
.....\..\CNT10.rtlv_sg_swap.cdb
.....\..\CNT10.sgdiff.cdb
.....\..\CNT10.sgdiff.hdb
.....\..\CNT10.signalprobe.cdb
.....\..\CNT10.sim.hdb
.....\..\CNT10.sim.qmsg
.....\..\CNT10.sim.rdb
.....\..\CNT10.sim.vwf
.....\..\CNT10.sld_design_entry.sci
.....\..\CNT10.sld_design_entry_dsc.sci
.....\..\CNT10.syn_hier_info
.....\..\CNT10.tan.qmsg
.....\..\wed.zsf
.....\Waveform1.vwf
.....\db
CNT10
    

CodeBus www.codebus.net